EDJ1108BABG, EDJ1116BABG
Pin Function
CK, /CK (input pins)
CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the
positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK
(both directions of crossing).
/CS (input pin)
All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with
multiple ranks. /CS is considered part of the command code.
/RAS, /CAS, /WE (input pins)
/RAS, /CAS and /WE (along with /CS) define the command being entered.
A0 to A13 (input pins)
Provided the row address for active commands and the column address for read/write commands to select one
location out of the memory array in the respective bank. (A10(AP) and A12(/BC) have additional functions, see
below) The address inputs also provide the op-code during mode register set commands.
[Address Pins Table]
Address (A0 to A13)
Part number
Page size
1KB
Row address (RA)
AX0 to AX13
Column address (CA)
AY0 to AY9
Note
1
EDJ1108BABG
EDJ1116BABG
2KB
AX0 to AX12
AY0 to AY9
Note: A13 pin is NC for x16 organization.
A10(AP) (input pin)
A10 is sampled during read/write commands to determine whether auto precharge should be performed to the
accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge)
A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 = low)
or all banks (A10 = high). If only one bank is to be precharged, the bank is selected by bank addresses (BA).
A12(/BC) (input pin)
A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed.
(A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.
BA0 to BA2 (input pins)
BA0, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BA0 and
BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.
[Bank Select Signal Table]
BA0
L
BA1
L
BA2
L
Bank 0
Bank 1
H
L
L
L
Bank 2
H
H
L
L
Bank 3
H
L
L
Bank 4
H
H
H
H
Bank 5
H
L
L
Bank 6
H
H
Bank 7
H
Remark: H: VIH. L: VIL.
Data Sheet E1248E40 (Ver. 4.0)
64