欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBE51UD8AGWA 参数 Datasheet PDF下载

EBE51UD8AGWA图片预览
型号: EBE51UD8AGWA
PDF下载: 下载PDF文件 查看货源
内容描述: 512MB无缓冲DDR2 SDRAM DIMM [512MB Unbuffered DDR2 SDRAM DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 25 页 / 234 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBE51UD8AGWA的Datasheet PDF文件第8页浏览型号EBE51UD8AGWA的Datasheet PDF文件第9页浏览型号EBE51UD8AGWA的Datasheet PDF文件第10页浏览型号EBE51UD8AGWA的Datasheet PDF文件第11页浏览型号EBE51UD8AGWA的Datasheet PDF文件第13页浏览型号EBE51UD8AGWA的Datasheet PDF文件第14页浏览型号EBE51UD8AGWA的Datasheet PDF文件第15页浏览型号EBE51UD8AGWA的Datasheet PDF文件第16页  
EBE51UD8AGWA  
Parameter  
Symbol  
IDD5  
Grade  
max.  
Unit  
mA  
Test condition  
tCK = tCK (IDD);  
Refresh command at every tRFC (IDD) interval;  
CKE is H, /CS is H between valid commands;  
Other control and address bus inputs are SWITCHING;  
Data bus inputs are SWITCHING  
-6E  
-5C  
2160  
2000  
Auto-refresh current  
Self Refresh Mode;  
CK and /CK at 0V;  
Self-refresh current  
IDD6  
IDD7  
48  
mA  
mA  
CKE 0.2V;  
Other control and address bus inputs are FLOATING;  
Data bus inputs are FLOATING  
all bank interleaving reads, IOUT = 0mA;  
BL = 4, CL = CL(IDD), AL = tRCD (IDD) 1 × tCK (IDD);  
tCK = tCK (IDD), tRC = tRC (IDD), tRRD = tRRD(IDD),  
tRCD = 1 × tCK (IDD);  
CKE is H, CS is H between valid commands;  
Address bus inputs are STABLE during DESELECTs;  
Data pattern is same as IDD4W;  
Operating current  
(Bank interleaving)  
-6E  
-5C  
2560  
2560  
Notes: 1. IDD specifications are tested after the device is properly initialized.  
2. Input slew rate is specified by AC Input Test Condition.  
3. IDD parameters are specified with ODT disabled.  
4. Data bus consists of DQ, DM, DQS, /DQS, RDQS, /RDQS, LDQS, /LDQS, UDQS, and /UDQS. IDD  
values must be met with all combinations of EMRS bits 10 and 11.  
5. Definitions for IDD  
L is defined as VIN VIL (AC) (max.)  
H is defined as VIN VIH (AC) (min.)  
STABLE is defined as inputs stable at an H or L level  
FLOATING is defined as inputs at VREF = VDDQ/2  
SWITCHING is defined as:  
inputs changing between H and L every other clock cycle (once per two clocks) for address and control  
signals, and inputs changing between H and L every other data transfer (once per clock) for DQ signals  
not including masks or strobes.  
6. Refer to AC Timing for IDD Test Conditions.  
AC Timing for IDD Test Conditions  
For purposes of IDD testing, the following parameters are to be utilized.  
DDR2-667  
DDR2-533  
Parameter  
5-5-5  
5
4-4-4  
4
Unit  
tCK  
ns  
CL (IDD)  
tRCD (IDD)  
tRC (IDD)  
15  
15  
60  
60  
ns  
tRRD (IDD)  
tCK (IDD)  
7.5  
3
7.5  
3.75  
45  
ns  
ns  
tRAS (min.)(IDD)  
tRAS (max.)(IDD)  
tRP (IDD)  
45  
ns  
70000  
15  
70000  
15  
ns  
ns  
tRFC (IDD)  
105  
105  
ns  
Preliminary Data Sheet E0921E10 (Ver. 1.0)  
12  
 复制成功!