欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBE21EE8ABFA-4A-E 参数 Datasheet PDF下载

EBE21EE8ABFA-4A-E图片预览
型号: EBE21EE8ABFA-4A-E
PDF下载: 下载PDF文件 查看货源
内容描述: 2GB无缓冲DDR2 SDRAM DIMM [2GB Unbuffered DDR2 SDRAM DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 27 页 / 217 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第19页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第20页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第21页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第22页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第24页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第25页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第26页浏览型号EBE21EE8ABFA-4A-E的Datasheet PDF文件第27页  
EBE21EE8ABFA  
Pin Functions  
CK, /CK (input pin)  
The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross  
point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross  
point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and  
the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.  
/CS (input pin)  
When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal  
operations (bank active, burst operations, etc.) are held.  
/RAS, /CAS, and /WE (input pins)  
These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels.  
See "Command operation".  
A0 to A13 (input pins)  
Row address (AX0 to AX13) is determined by the A0 to the A13 level at the cross point of the CK rising edge and the  
VREF level in a bank active command cycle. Column address (AY0 to AY9) is loaded via the A0 to the A9 at the  
cross point of the CK rising edge and the VREF level in a read or a write command cycle. This column address  
becomes the starting address of a burst operation.  
A10 (AP) (input pin)  
A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If  
A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge  
command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write  
command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.  
BA0, BA1, BA2 (input pin)  
BA0, BA1 and BA2 are bank select signals (BA). The memory array is divided into 8 banks: bank 0 to bank 7. (See  
Bank Select Signal Table)  
[Bank Select Signal Table]  
BA0  
L
BA1  
L
BA2  
L
Bank 0  
Bank 1  
H
L
L
L
Bank 2  
H
H
L
L
Bank 3  
H
L
L
Bank 4  
H
H
H
H
Bank 5  
H
L
L
Bank 6  
H
H
Bank 7  
H
Remark: H: VIH. L: VIL.  
Preliminary Data Sheet E0907E10 (Ver. 1.0)  
23  
 复制成功!