26220
27000
24000
21000
18000
15000
12000
9000
6000
3000
0
1550
268
80C51 (12MHz)
DP80390CPU (150MHz)
80C310 (33MHz)
Area utilized by the each unit of DP80390CPU
core in vendor specific technologies is summa-
rized in table below.
Area
Component
[LC]
1790
100
10
[FFs]
315
40
CPU*
Interrupt Controller
Power Management Unit
5
Total area
1900
360
*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &
Internal & External Memory Interfaces, User SFRs Interface
Core components area utilization in all technologies except
STRATIX-II
Area
Component
[LC]
1380
75
[FFs]
315
40
CPU*
Interrupt Controller
Power Management Unit
10
5
Total area
1465
360
*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &
Internal & External Memory Interfaces, User SFRs Interface
Core components area utilization in STRATIX-II
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.
DCD [ DIGITAL CORE DESIGN ]
