欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM9010 参数 Datasheet PDF下载

DM9010图片预览
型号: DM9010
PDF下载: 下载PDF文件 查看货源
内容描述: 10/100 Mbps的单芯片以太网控制器与通用处理器接口 [10/100 Mbps Single Chip Ethernet Controller with General Processor Interface]
分类和应用: 控制器以太网局域网(LAN)标准
文件页数/大小: 62 页 / 511 K
品牌: DAVICOM [ DAVICOM SEMICONDUCTOR, INC. ]
 浏览型号DM9010的Datasheet PDF文件第30页浏览型号DM9010的Datasheet PDF文件第31页浏览型号DM9010的Datasheet PDF文件第32页浏览型号DM9010的Datasheet PDF文件第33页浏览型号DM9010的Datasheet PDF文件第35页浏览型号DM9010的Datasheet PDF文件第36页浏览型号DM9010的Datasheet PDF文件第37页浏览型号DM9010的Datasheet PDF文件第38页  
DM9010  
Single Chip Ethernet Controller with General Processor Interface  
1.6  
MF preamble  
suppression  
1,RO  
0,RO  
MII Frame Preamble Suppression  
1 = PHY will accept management frames with preamble  
suppressed  
0 = PHY will not accept management frames with preamble  
suppressed  
Auto-negotiation Complete  
1 = Auto-negotiation process completed  
0 = Auto-negotiation process not completed  
1.5  
1.4  
Auto-negotiatio  
n
Complete  
Remote fault 0, RO/LH Remote Fault  
1 = Remote fault condition detected (cleared on read or by a  
chip reset). Fault criteria and detection method is DM9010  
implementation specific. This bit will set after the RF bit in  
the ANLPAR (bit 13, register address 05) is set  
0 = No remote fault condition detected  
1.3  
1.2  
Auto-negotiatio 1,RO/P Auto Configuration Ability  
n
1 = DM9010 is able to perform auto-negotiation  
0 = DM9010 is not able to perform auto-negotiation  
ability  
Link status  
0,RO/LL Link Status  
1 = Valid link is established (for either 10Mbps or 100Mbps  
operation)  
0 = Link is not established  
The link status bit is implemented with a latching function, so  
that the occurrence of a link failure condition causes the link  
status bit to be cleared and remain cleared until it is read via  
the management interface  
1.1  
1.0  
Jabber detect 0, RO/LH Jabber Detect  
1 = Jabber condition detected  
0 = No jabber  
This bit is implemented with a latching function. Jabber  
conditions will set this bit unless it is cleared by a read to this  
register through a management interface or a DM9010 reset.  
This bit works only in 10Mbps mode  
Extended Capability  
Extended  
capability  
1,RO/P  
1 = Extended register capable  
0 = Basic register capable only  
Preliminary  
34  
Version: DM9010-17--DS-P04  
Jan. 18, 2006  
 复制成功!