DS3251/DS3252/DS3253/DS3254
Figure 17-4. Parallel CPU Interface Timing Diagram (Multiplexed)
INTEL READ CYCLE
t13
t12
ALE
t11
ADDRESS
VALID
A[5:0]
D[7:0]
t14
t14
DATA VALID
t5
WR
CS
RD
t2
t3
t4
t10
NOTE: t14 STARTS ON THE OCCURRENCE OF EITHER THE RISING EDGE OF ALE OR A VALID ADDRESS, WHICHEVER OCCURS LAST.
NOTE: TO AVOID BUS CONTENTION, STOP DRIVING A[5:0] BEFORE RD GOES LOW.
INTEL WRITE CYCLE
t13
t12
ALE
A[5:0]
D[7:0]
t11
ADDRESS
VALID
t14
t14
t7
t8
RD
CS
t6
t4
t2
t10
WR
NOTE: t14 STARTS ON THE OCCURRENCE OF EITHER THE RISING EDGE OF ALE OR A VALID ADDRESS, WHICHEVER OCCURS LAST.
52 of 71