欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C27243-24PVXI 参数 Datasheet PDF下载

CY8C27243-24PVXI图片预览
型号: CY8C27243-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC可编程系统级芯片 [PSoC Programmable System-on-Chip]
分类和应用:
文件页数/大小: 53 页 / 1531 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C27243-24PVXI的Datasheet PDF文件第5页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第6页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第7页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第8页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第10页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第11页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第12页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第13页  
CY8C27143, CY8C27243
CY8C27443, CY8C27543, CY8C27643
28-Pin Part Pinout
Table 5. Pin Definitions - 28-Pin PDIP, SSOP, SOIC
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
IO
IO
IO
IO
IO
IO
IO
IO
Power
I
IO
IO
I
IO
IO
IO
IO
Input
I
I
IO
IO
IO
IO
Power
Type
Digital
IO
IO
IO
IO
IO
IO
IO
IO
Analog
I
IO
IO
I
Pin
Name
P0[7]
P0[5]
P0[3]
P0[1]
P2[7]
P2[5]
Description
Analog column mux input.
Analog column mux input and column output.
Analog column mux input and column output.
Analog column mux input.
Figure 5. CY8C27443 28-Pin PSoC Device
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
P2[7]
P2[5]
A, I, P2[3]
A, I, P2[1]
SMP
I2CSCL,P1[7]
I2CSDA, P1[5]
P1[3]
I2CSCL,XTALin, P1[1]
Vss
I
I
Power
P2[3]
P2[1]
SMP
P1[7]
P1[5]
P1[3]
P1[1]
Vss
P1[0]
P1[2]
P1[4]
P1[6]
XRES
P2[0]
P2[2]
P2[4]
P2[6]
P0[0]
P0[2]
P0[4]
P0[6]
Vdd
Direct switched capacitor block input.
Direct switched capacitor block input.
Switch Mode Pump (SMP) connection to external
components required.
I2C Serial Clock (SCL).
I2C Serial Data (SDA).
Crystal Input (XTALin), I2C Serial Clock (SCL),
ISSP-SCLK*.
Ground connection.
Crystal Output (XTALout), I2C Serial Data (SDA),
ISSP-SDATA*.
Optional External Clock Input (EXTCLK).
Active high external reset with internal pull down.
Direct switched capacitor block input.
Direct switched capacitor block input.
External Analog Ground (AGND).
External Voltage Reference (VRef).
Analog column mux input.
Analog column mux input and column output.
Analog column mux input and column output.
Analog column mux input.
Supply voltage.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PDIP
SSOP
SOIC
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vdd
P0[6], A, I
P0[4], A, IO
P0[2], A, IO
P0[0], A, I
P2[6],ExternalVRef
P2[4],ExternalAGND
P2[2], A, I
P2[0], A, I
XRES
P1[6]
P1[4],EXTCLK
P1[2]
P1[0],XTALout,I2CSDA
LEGEND:
A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the
PSoC Programma-
ble System-on-Chip Technical Reference Manual
for details.
Document Number: 38-12012 Rev. *M
Page 9 of 53