欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C27243-24PVXI 参数 Datasheet PDF下载

CY8C27243-24PVXI图片预览
型号: CY8C27243-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC可编程系统级芯片 [PSoC Programmable System-on-Chip]
分类和应用:
文件页数/大小: 53 页 / 1531 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C27243-24PVXI的Datasheet PDF文件第10页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第11页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第12页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第13页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第15页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第16页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第17页浏览型号CY8C27243-24PVXI的Datasheet PDF文件第18页  
CY8C27143, CY8C27243
CY8C27443, CY8C27543, CY8C27643
56-Pin Part Pinout
The 56-pin SSOP part is for the CY8C27002 On-Chip Debug (OCD) PSoC device.
Note
This part is only used for in-circuit debugging. It is NOT available for production.
Table 9. 56-Pin Part Pinout (SSOP)
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
Power
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
OCD
OCD
Power
I
I
I
I
I
I
I
I
Type
Digital
Ana-
log
Pin
Name
NC
P0[7]
P0[5]
P0[3]
P0[1]
P2[7]
P2[5]
P2[3]
P2[1]
P4[7]
P4[5]
P4[3]
P4[1]
OCDE OCD even data IO.
OCDO OCD odd data output.
SMP
P3[7]
P3[5]
P3[3]
P3[1]
P5[3]
P5[1]
P1[7]
P1[5]
NC
P1[3]
P1[1]
Vdd
NC
NC
P1[0]
P1[2]
P1[4]
P1[6]
P5[0]
P5[2]
P3[0]
P3[2]
P3[4]
P3[6]
Optional External Clock Input (EXTCLK).
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Supply voltage.
No connection.
No connection..
Crystal Output (XTALout), I2C Serial
Data (SDA), ISSP-SDATA*.
I2C Serial Clock (SCL).
I2C Serial Data (SDA).
No connection.
Switch Mode Pump (SMP) connection to
required external components.
Direct switched capacitor block input.
Direct switched capacitor block input.
Figure 9. CY8C27002 56-Pin PSoC Device
Description
No connection.
Analog column mux input.
Analog column mux input and column
output.
Analog column mux input and column
output.
Analog column mux input.
NC
AI, P0[7]
AIO, P0[5]
AIO, P0[3]
AI, P0[1]
P2[7]
P2[5]
AI, P2[3]
AI, P2[1]
P4[7]
P4[5]
P4[3]
P4[1]
OCDE
OCDO
SMP
P3[7]
P3[5]
P3[3]
P3[1]
P5[3]
P5[1]
I2C SCL, P1[7]
I2C SDA, P1[5]
NC
P1[3]
SCLK, I2C SCL, XTALIn, P1[1]
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
Vdd
P0[6], AI
P0[4], AIO
P0[2], AIO
P0[0], AI
P2[6], External VRef
P2[4], External AGND
P2[2], AI
P2[0], AI
P4[6]
P4[4]
P4[2]
P4[0]
CCLK
HCLK
XRES
P3[6]
P3[4]
P3[2]
P3[0]
P5[2]
P5[0]
P1[6]
P1[4], EXTCLK
P1[2]
P1[0], XTALOut, I2C SDA, SDATA
NC
NC
SSOP
Not for Production
Document Number: 38-12012 Rev. *M
Page 14 of 53