CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
Table 4. Individual FIFO/GPIF Interrupt Sources
Priority
INT4VEC Value
Source
EP2PF
EP4PF
EP6PF
EP8PF
EP2EF
EP4EF
EP6EF
EP8EF
EP2FF
EP4FF
EP6FF
EP8FF
GPIFDONE
GPIFWF
Notes
1
2
80
84
88
8C
90
94
98
9C
A0
A4
A8
AC
B0
B4
Endpoint 2 programmable flag
Endpoint 4 programmable flag
Endpoint 6 programmable flag
Endpoint 8 programmable flag
Endpoint 2 empty flag
Endpoint 4 empty flag
Endpoint 6 empty flag
Endpoint 8 empty flag
Endpoint 2 full flag
3
4
5
6
7
8
9
10
11
12
13
14
Endpoint 4 full flag
Endpoint 6 full flag
Endpoint 8 full flag
GPIF operation complete
GPIF waveform
If Autovectoring is enabled (AV4EN = 1 in the INTSET-UP
5 ms after VCC reaches 3.0V. If the crystal input pin is driven by
a clock signal the internal PLL stabilizes in 200 s after VCC has
reached 3.0V.[3]
register), the FX 2LP substitutes its INT4VEC byte. Therefore, if
the high byte (“page”) of a jump-table address is preloaded at
location 0x0054, the automatically inserted INT4VEC byte at
0x0055 directs the jump to the correct address out of the 14
addresses within the page. When the ISR occurs, the FX2LP
pushes the program counter to its stack then jumps to address
0x0053, where it expects to find a “jump” instruction to the ISR
Interrupt service routine.
Figure 2-2 on page 8 shows a power on reset condition and a
reset applied during operation. A power on reset is defined as
the time reset that is asserted while power is being applied to the
circuit. A powered reset is when the FX2LP powered on and
operating and the RESET# pin is asserted.
Cypress provides an application note which describes and
recommends power on reset implementation. For more
information about reset implementation for the FX2 family of
products visit http://www.cypress.com.
2.9 Reset and Wakeup
2.9.1 Reset Pin
The input pin, RESET#, resets the FX2LP when asserted. This
pin has hysteresis and is active LOW. When a crystal is used with
the CY7C680xxA the reset period must enable stabilization of
the crystal and the PLL. This reset period must be approximately
Note
3. If the external clock is powered at the same time as the CY7C680xxA and has a stabilization wait period, it must be added to the 200 s.
Document #: 38-08032 Rev. *V
Page 7 of 66
CYPRESS [ CYPRESS ]
