欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C68013A-56BAXCT 参数 Datasheet PDF下载

CY7C68013A-56BAXCT图片预览
型号: CY7C68013A-56BAXCT
PDF下载: 下载PDF文件 查看货源
内容描述: EZ- USB FX2LP USB微控制器,高速USB外设控制器 [EZ-USB FX2LP USB Microcontroller High-Speed USB Peripheral Controller]
分类和应用: 微控制器
文件页数/大小: 66 页 / 909 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第57页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第58页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第59页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第60页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第62页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第63页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第64页浏览型号CY7C68013A-56BAXCT的Datasheet PDF文件第65页  
CY7C68013A, CY7C68014A  
CY7C68015A, CY7C68016A  
12. PCB Layout Recommendations  
Follow these recommendations to ensure reliable high  
performance operation:[25]  
Bypass and flyback caps on VBus, near connector, are  
recommended.  
Four layer impedance controlled boards are required to  
maintain signal quality.  
DPLUS and DMINUS trace lengths should be kept to within  
2 mm of each other in length, with preferred length of 20 to  
30 mm.  
Specify impedance targets (ask your board vendor what they  
can achieve).  
Maintain a solid ground plane under the DPLUS and DMINUS  
traces. Do not allow the plane to split under these traces.  
To control impedance, maintain trace widths and trace spacing.  
Minimize stubs to minimize reflected signals.  
Do not place vias on the DPLUS or DMINUS trace routing.  
Isolate the DPLUS and DMINUS traces from all other signal  
traces by no less than 10 mm.  
Connections between the USB connector shell and signal  
ground must be near the USB connector.  
Note  
25. Source for recommendations: EZ-USB FX2™PCB Design Recommendations, http://www.cypress.com and High Speed USB Platform Design Guidelines,  
http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.  
Document #: 38-08032 Rev. *V  
Page 61 of 66  
 复制成功!