FOR
FOR
CY7C68001
• Command
data
write of upper nibble of the Low Byte of
Register Address (0x08)
• Command
data
write of lower nibble of the Low Byte of
Register Address (0x03)
(2) Send High Byte of the Register (0xE6)
• Command
address
write of address 0x3B
• Command
data
write of upper nibble of the High Byte of
Register Address (0x0E)
• Command
data
write of lower nibble of the High Byte of
Register Address (0x06)
(3) Get the actual value from the TOGCTL register (0x16)
• Command
address READ
of 0x3C
6.0
6.1
Pin Assignments
56-pin SSOP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
FD13
FD12
FD14
FD11
FD15
FD10
GND
FD9
NC
FD8
VCC
*WAKEUP
GND
VCC
*SLRD
RESET#
*SLWR
GND
AVCC
*FLAGD/CS#
XTALOUT
*PKTEND
XTALIN
FIFOADR1
AGND
FIFOADR0
VCC
FIFOADR2
DPLUS
*SLOE
DMINUS
INT#
GND
READY
VCC
VCC
GND
*FLAGC
*IFCLK
*FLAGB
RESERVED
*FLAGA
SCL
GND
CY7C68001
SDA
56-pin SSOP
VCC
VCC
GND
FD0
FD7
FD1
FD6
FD2
FD5
FD3
FD4
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
Figure 6-1. CY7C68001 56-pin SSOP Pin Assignment
Note:
7. A * denotes programmable polarity.
Document #: 38-08013 Rev. *E
Page 10 of 42
CYPRESS [ CYPRESS SEMICONDUCTOR ]
