欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1049DV33-10ZSXI 参数 Datasheet PDF下载

CY7C1049DV33-10ZSXI图片预览
型号: CY7C1049DV33-10ZSXI
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位( 512K ×8)静态RAM [4-Mbit (512K x 8) Static RAM]
分类和应用: 内存集成电路静态存储器光电二极管
文件页数/大小: 8 页 / 432 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第1页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第2页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第3页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第5页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第6页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第7页浏览型号CY7C1049DV33-10ZSXI的Datasheet PDF文件第8页  
CY7C1049DV33
Data Retention Characteristics
Over the Operating Range
Parameter
V
DR
I
CCDR
t
CDR[4]
t
R[12]
Description
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data Retention Time
Operation Recovery Time
V
CC
= V
DR
= 2.0V, CE > V
CC
– 0.3V
V
IN
> V
CC
– 0.3V or V
IN
< 0.3V
Ind’l
Auto
0
t
RC
Conditions
[13]
Min.
2.0
10
15
Max
Unit
V
mA
mA
ns
ns
Data Retention Waveform
DATA RETENTION MODE
V
CC
3.0V
t
CDR
CE
V
DR
> 2V
3.0V
t
R
Switching Waveforms
Read Cycle No. 1
[14, 15]
t
RC
ADDRESS
t
AA
t
OHA
DATA OUT
PREVIOUS DATA VALID
DATA VALID
Read Cycle No. 2 (OE Controlled)
[15, 16]
ADDRESS
t
RC
CE
t
ACE
OE
t
DOE
DATA OUT
V
CC
SUPPLY
CURRENT
t
LZOE
HIGH IMPEDANCE
t
LZCE
t
PU
50%
t
HZOE
t
HZCE
DATA VALID
t
PD
50%
I
SB
I
CC
HIGH
IMPEDANCE
Notes:
12. Full device operation requires linear V
CC
ramp from V
DR
to V
CC(min.)
> 50
µs
or stable at V
CC(min.)
> 50
µs
13. No input may exceed V
CC
+ 0.3V.
14. Device is continuously selected. OE, CE = V
IL
.
15. WE is HIGH for Read cycle.
16. Address valid prior to or coincident with CE transition LOW.
Document #: 38-05475 Rev. *C
Page 4 of 8