欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C1019DV33-10ZSXI 参数 Datasheet PDF下载

CY7C1019DV33-10ZSXI图片预览
型号: CY7C1019DV33-10ZSXI
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位( 128K ×8)静态RAM [1-Mbit (128K x 8) Static RAM]
分类和应用:
文件页数/大小: 11 页 / 387 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第3页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第4页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第5页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第6页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第8页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第9页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第10页浏览型号CY7C1019DV33-10ZSXI的Datasheet PDF文件第11页  
CY7C1019DV33
Switching Waveforms
(continued)
Write Cycle No. 1 (CE Controlled)
[17, 18]
t
WC
ADDRESS
t
SCE
CE
t
SA
t
SCE
t
AW
t
PWE
WE
t
SD
DATA I/O
DATA VALID
t
HD
t
HA
Write Cycle No. 2 (WE Controlled, OE HIGH During Write)
[17, 18]
t
WC
ADDRESS
t
SCE
CE
t
AW
t
SA
WE
t
PWE
t
HA
OE
t
SD
DATA I/O
NOTE 19
t
HZOE
DATA
IN
VALID
t
HD
Notes
17. Data I/O is high impedance if OE = V
IH
.
18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
19. During this period the I/Os are in the output state and input signals should not be applied.
Document #: 38-05481 Rev. *D
Page 7 of 11