欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C109B-15VC 参数 Datasheet PDF下载

CY7C109B-15VC图片预览
型号: CY7C109B-15VC
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×8静态RAM [128K x 8 Static RAM]
分类和应用: 内存集成电路静态存储器光电二极管
文件页数/大小: 10 页 / 379 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY7C109B-15VC的Datasheet PDF文件第1页浏览型号CY7C109B-15VC的Datasheet PDF文件第2页浏览型号CY7C109B-15VC的Datasheet PDF文件第3页浏览型号CY7C109B-15VC的Datasheet PDF文件第4页浏览型号CY7C109B-15VC的Datasheet PDF文件第6页浏览型号CY7C109B-15VC的Datasheet PDF文件第7页浏览型号CY7C109B-15VC的Datasheet PDF文件第8页浏览型号CY7C109B-15VC的Datasheet PDF文件第9页  
CY7C109B
CY7C1009B
Switching Waveforms
(continued)
Write Cycle No. 1 (CE
1
or CE
2
Controlled)
[13, 14]
t
WC
ADDRESS
t
SCE
CE
1
t
SA
CE
2
t
SCE
t
AW
t
PWE
WE
t
SD
DATA I/O
DATA VALID
t
HD
t
HA
Write Cycle No. 2 (WE Controlled, OE HIGH During Write)
[13, 14]
t
WC
ADDRESS
t
SCE
CE
1
CE
2
t
SCE
t
AW
t
SA
WE
t
PWE
t
HA
OE
t
SD
DATA I/O
NOTE 15
t
HZOE
DATA
IN
VALID
t
HD
Notes:
13. Data I/O is high impedance if OE = V
IH
.
14. If CE
1
goes HIGH or CE
2
goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.
15. During this period the I/Os are in the output state and input signals should not be applied.
Document #: 38-05038 Rev. *C
Page 5 of 10