Ultra37000 CPLD Family
Typical 5.0V Power Consumption (continued)
CY37128
160
140
120
100
80
High Speed
Low Power
60
40
20
0
0
20
40
60
80
100
120
140
160
180
Frequency (M Hz)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
CC = 5.0V, TA = Room Temperature
V
CY37192
300
250
200
150
100
50
High Speed
Low Power
0
0
20
40
60
80
100
120
140
160
180
Frequency (M Hz)
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
VCC = 5.0V, TA = Room Temperature
Document #: 38-03007 Rev. *C
Page 26 of 62