欢迎访问ic37.com |
会员登录 免费注册
发布采购

CG6462AMT 参数 Datasheet PDF下载

CG6462AMT图片预览
型号: CG6462AMT
PDF下载: 下载PDF文件 查看货源
内容描述: 风扇控制器 [FAN Controller]
分类和应用: 风扇控制器
文件页数/大小: 25 页 / 278 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CG6462AMT的Datasheet PDF文件第15页浏览型号CG6462AMT的Datasheet PDF文件第16页浏览型号CG6462AMT的Datasheet PDF文件第17页浏览型号CG6462AMT的Datasheet PDF文件第18页浏览型号CG6462AMT的Datasheet PDF文件第20页浏览型号CG6462AMT的Datasheet PDF文件第21页浏览型号CG6462AMT的Datasheet PDF文件第22页浏览型号CG6462AMT的Datasheet PDF文件第23页  
CG64xxAM Preliminary Data Sheet  
3. Electrical Specifications  
3.4.4  
AC Digital Block Specifications  
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V  
and -40°C TA 85°C. Typical parameters apply to 5V at 25°C and are for design guidance only.  
Table 3-12. AC Digital Block Specifications  
Function  
Description  
Min  
Typ  
Max  
24.84  
Units  
MHz  
Notes  
4.75V < Vdd < 5.25V.  
All  
Maximum Block Clocking Frequency (> 4.75V)  
Functions  
Timer  
50a  
Capture Pulse Width  
ns  
Maximum Frequency, No Capture  
Maximum Frequency, With or Without Capture  
Enable Pulse Width  
24.84  
24.84  
MHz  
MHz  
ns  
4.75V < Vdd < 5.25V.  
4.75V < Vdd < 5.25V.  
Counter  
50  
Maximum Frequency, No Enable Input  
Maximum Frequency, Enable Input  
49.2  
24.6  
MHz  
MHz  
Dead Band Kill Pulse Width:  
Asynchronous Restart Mode  
20  
50  
50  
ns  
Synchronous Restart Mode  
Disable Mode  
ns  
ns  
Maximum Frequency  
24.84  
24.84  
MHz  
MHz  
4.75V < Vdd < 5.25V.  
4.75V < Vdd < 5.25V.  
CRCPRS  
Maximum Input Clock Frequency  
(PRS Mode)  
CRCPRS  
(CRC Mode)  
Maximum Input Clock Frequency  
Maximum Input Clock Frequency  
24.84  
8.2  
MHz  
MHz  
SPIM  
SPIS  
Maximum data rate at 4.1 MHz due to 2 x over  
clocking.  
Maximum Input Clock Frequency  
4.1  
MHz  
ns  
Width of SS_ Negated Between Transmissions  
50  
Transmitter Maximum Input Clock Frequency  
24.84  
MHz  
Maximum data rate at 3.08 MHz due to 8 x over  
clocking.  
Receiver Maximum Input Clock Frequency  
24.84  
MHz  
Maximum data rate at 3.08 MHz due to 8 x over  
clocking.  
a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).  
May 24, 2005  
Document No. 001-00353 Rev. **  
19  
 复制成功!