欢迎访问ic37.com |
会员登录 免费注册
发布采购

CG5982AF 参数 Datasheet PDF下载

CG5982AF图片预览
型号: CG5982AF
PDF下载: 下载PDF文件 查看货源
内容描述: 2K ×8汽车双口静态RAM [2K x 8 Automotive Dual-port Static RAM]
分类和应用:
文件页数/大小: 12 页 / 213 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CG5982AF的Datasheet PDF文件第2页浏览型号CG5982AF的Datasheet PDF文件第3页浏览型号CG5982AF的Datasheet PDF文件第4页浏览型号CG5982AF的Datasheet PDF文件第5页浏览型号CG5982AF的Datasheet PDF文件第6页浏览型号CG5982AF的Datasheet PDF文件第7页浏览型号CG5982AF的Datasheet PDF文件第8页浏览型号CG5982AF的Datasheet PDF文件第9页  
CG5982AF 2K x 8 Automotive Dual-port Static RAM
CG5982AF
2K x 8 Automotive Dual-port Static RAM
Features
• True dual-ported memory cells that allow simultaneous
reads of the same memory location
• Automotive temperature operation: –40°C to +115°C
• 2K x 8 organization
• High-speed access: 55 ns
• Low operating power: I
CC
= 120 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• Master CG5982AF easily expands data bus width to 16
or more bits using slave
• BUSY output flag
• INT flag for port-to-port communication
Functional Description
The CG5982AF are high-speed CMOS 2K x 8 dual-port static
RAMs. Two ports are provided to permit independent access
to any location in memory. The CG5982AF can be utilized as
either a standalone 8-bit dual-port static RAM or as a MASTER
dual-port RAM in conjunction with the CG5982AF SLAVE
dual-port device in systems requiring 16-bit or greater word
widths. It is the solution to applications requiring shared or
buffered data such as cache memory for DSP, bit-slice, or
multiprocessor designs.
Each port has independent control pins; chip enable (CE),
write enable (R/W), and output enable (OE). BUSY flags are
provided on each port. In addition, an interrupt flag (INT) is
provided on each port of the 52-pin PLCC version. BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. On the PLCC
version, INT is an interrupt flag indicating that data has been
placed in a unique location (7FF for the left port and 7FE for
the right port).
An automatic power-down feature is controlled independently
on each port by the chip enable (CE) pins.
The CG5982AF is available in a 52-pin PLCC package.
Logic Block Diagram
R/W
L
CE
L
OE
L
R/W
R
CE
R
OE
R
I/O
7L
I/O
0L
BUSY
L
A
0L
A
10L
[1]
I/O
Control
I/O
Control
• I/O
7R
I/O
0R
[1]
BUSY
R
• A
10R
A
0R
Address
Decoder
Memory
Array
Address
Decoder
CE
L
OE
L
[2]
INT
L
Arbitration Logic
and
Interrupt Logic
CE
R
OE
R
R/W
R
INT
R
[2]
R/W
L
Notes:
1. CG5982AF (Master): BUSY is open-drain output and requires pull-up resistor.
2. Open drain outputs; pull-up resistor required.
Cypress Semiconductor Corporation
Document #: 38-06067 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised September 6, 2005