Approved Product
C9827H
High Performance Pentium® 4 Clock Synthesizer
PD# - De-assertion (transition from logic ‘0’ to logic ‘1’)
The power-up latency between PD# rising to a valid logic ‘1’ level and the starting of all clocks is less than 3.0 mS.
30uS min
100uS max
<3mS
66Buff1 / GMCH
66Buff[0,2]
PCIF / APIC
33MHz
PCI 33MHz
PWRDWN#
CPU 133MHz
CPU# 133MHz
3V66
66In
USB 48MHz
REF 14.318MHz
Power Down De-Assertion Timing Waveforms Figure
Cypress Semiconductor Corporation
http://www.cypress.com
Document#: 38-07106 Rev. *A
12/26/2002
Page 20 of 25