BCM89359 Advance Data Sheet
IEEE 802.11ac MAC
•
•
•
Support for RTS/CTS and CTS-to-self frame sequences for protecting frame exchanges.
Back-off counters in hardware for supporting multiple priorities as specified in the WMM specification.
Timing synchronization function (TSF), network allocation vector (NAV) maintenance, and target beacon
transmission time (TBTT) generation in hardware.
•
Hardware offload for AES-CCMP, legacy WPA TKIP, legacy WEP ciphers, WAPI, and support for key
management.
•
•
•
•
•
Hardware offload engine for IEEE 802.11 to IEEE 802.3 header conversion for receive packets.
Support for coexistence with Bluetooth and other external radios.
Programmable independent basic service set (IBSS) or infrastructure basic service set functionality.
Statistics counters for MIB support.
RSDB-capable PHY and MAC support for 2 × 2 operation or two independent 1 × 1 operations.
PSM
The programmable state machine (PSM) is a micro-coded engine, which provides most of the low-level control
to the hardware, to implement the IEEE 802.11 specification. It is a microcontroller that is highly optimized for
flow control operations, which are predominant in implementations of communication protocols. The instruction
set and fundamental operations are simple and general, which allows algorithms to be optimized until very late
in the design process. It also allows for changes to the algorithms to track evolving IEEE 802.11 specifications.
The PSM fetches instructions from the microcode memory. It uses the shared memory to obtain operands for
instructions, as a data store, and to exchange data between both the host and the MAC data pipeline (via the
SHM bus). The PSM also uses a scratchpad memory (similar to a register bank) to store frequently accessed
and temporary variables.
The PSM exercises fine-grained control over the hardware engines, by programming internal hardware registers
(IHR). These IHRs are co-located with the hardware functions they control, and are accessed by the PSM via
the IHR bus.
The PSM fetches instructions from the microcode memory using an address determined by the program
counter, instruction literal, or a program stack. For ALU operations the operands are obtained from shared
memory, scratchpad, IHRs, or instruction literals, and the results are written into the shared memory, scratchpad,
or IHRs.
There are two basic branch instructions: conditional branches and ALU based branches. To better support the
many decision points in the IEEE 802.11 algorithms, branches can depend on either a readily available signals
from the hardware modules (branch condition signals are available to the PSM without polling the IHRs), or on
the results of ALU operations.
WEP
The wired equivalent privacy (WEP) engine encapsulates all the hardware accelerators to perform the
encryption and decryption, and MIC computation and verification. The accelerators implement the following
cipher algorithms: legacy WEP, WPA TKIP, WPA2 AES-CCMP.
Broadcom®
September 9, 2014 • 89359-DS100-R
Page 65
BROADCOM CONFIDENTIAL
CYPRESS [ CYPRESS ]
