欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM88335L2CUBG 参数 Datasheet PDF下载

BCM88335L2CUBG图片预览
型号: BCM88335L2CUBG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, PBGA145, WLBGA-145]
分类和应用: 电信电信集成电路
文件页数/大小: 140 页 / 2728 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM88335L2CUBG的Datasheet PDF文件第50页浏览型号BCM88335L2CUBG的Datasheet PDF文件第51页浏览型号BCM88335L2CUBG的Datasheet PDF文件第52页浏览型号BCM88335L2CUBG的Datasheet PDF文件第53页浏览型号BCM88335L2CUBG的Datasheet PDF文件第55页浏览型号BCM88335L2CUBG的Datasheet PDF文件第56页浏览型号BCM88335L2CUBG的Datasheet PDF文件第57页浏览型号BCM88335L2CUBG的Datasheet PDF文件第58页  
BCM88335 Data Sheet  
WLAN Global Functions  
Section 8: WLAN Global Functions  
WLAN CPU and Memory Subsystem  
The BCM88335 WLAN section includes an integrated ARM Cortex-R4 32-bit processor with internal RAM and  
ROM. The ARM Cortex-R4 is a low-power processor that features low gate count, low interrupt latency, and low-  
cost debug capabilities. It is intended for deeply embedded applications that require fast interrupt response  
features. Delivering more than 30% performance gain over ARM7TDMI, the ARM Cortex-R4 implements the  
®
ARM v7-R architecture with support for the Thumb -2 instruction set.  
At 0.19 µW/MHz, the Cortex-R4 is the most power efficient general-purpose microprocessor available,  
outperforming 8- and 16-bit devices on MIPS/µW. It supports integrated sleep modes.  
Using multiple technologies to reduce cost, the ARM Cortex-R4 offers improved memory utilization, reduced pin  
overhead, and reduced silicon area. It supports independent buses for Code and Data access (ICode/DCode  
and System buses), and extensive debug features including real time trace of program execution.  
On-chip memory for the CPU includes 768 KB SRAM and 640 KB ROM.  
One-Time Programmable Memory  
Various hardware configuration parameters may be stored in an internal One-Time Programmable (OTP)  
memory, which is read by the system software after device reset. In addition, customer-specific parameters,  
including the system vendor ID and the MAC address can be stored, depending on the specific board design.  
Customer accessible OTP memory is 502 bytes.  
The initial state of all bits in an unprogrammed OTP device is 0. After any bit is programmed to a 1, it cannot be  
reprogrammed to 0. The entire OTP array can be programmed in a single write cycle using a utility provided with  
the Broadcom WLAN manufacturing test tools. Alternatively, multiple write cycles can be used to selectively  
program specific bytes, but only bits which are still in the 0 state can be altered during each programming cycle.  
Prior to OTP memory programming, all values should be verified using the appropriate editable nvram.txt file,  
which is provided with the reference board design package.  
OTP programming is intended to be performed when the WLAN/BT hardware modules are manufactured. It  
should not be programmed in the field or by the automobile manufacturer. Additionally, OTP programming  
should be done in an environment where the room temperature is between 20°C and 30°C.  
Broadcom®  
September 23, 2015 • 88335-DS100-R  
Page 53  
BROADCOM CONFIDENTIAL  
 复制成功!