BCM43455 Preliminary Data Sheet
WLAN GPIO Signals and Strapping Options
The multiplexed GPIO signals are described in Table 22.
Table 22: Multiplexed GPIO Signals
Description
Pin Name
Type
UART_CTS_N
UART_RTS_N
UART_RXD
UART_TXD
PCM_IN
I
Host UART clear to send.
O
I
Device UART request to send.
Device UART receive data.
O
I
Host UART transmit data.
PCM data input.
PCM_OUT
PCM_SYNC
PCM_CLK
O
I/O
I/O
I/O
I/O
O
PCM data output.
PCM sync signal, can be master (output) or slave (input).
PCM clock, can be master (output) or slave (input).
General-purpose I/O.
GPIO[7:0]
A_GPIO[7:0]
I2S_MSDO
A group general-purpose I/O.
2
I S master data output.
2
I2S_MWS
O
O
I
I S master word select.
2
I2S_MSCK
I2S_SSCK
I2S_SSDO
I2S_SWS
I S master clock.
2
I S slave clock.
2
O
I
I S slave data output.
2
I S slave word select.
2
I2S_SSDI/MSDI
I
I S slave/master data input.
STATUS
O
I
Signals Bluetooth priority status.
TX_CON_FX
RF_ACTIVE
LINK_IND
WLAN-BT coexist. Transmission confirmation; permission for BT to transmit.
WLAN-BT coexist. Asserted (logic high) during local BT RX and TX slots.
BT receiver/transmitter link indicator.
O
O
O
O
I
CLK_REQ
SF_SPI_CLK
SF_MISO
WLAN/BT clock request output.
SFlash SCLK: serial clock (output from master).
SFlash MISO; SOMI: master input, slave output (output from slave).
SFlash MOSI; SIMO: master output, slave input (output from master).
SFlash SS: slave select (active low, output from master).
SF_MOSI
O
O
SF_SPI_CSN
Broadcom®
November 5, 2015 • 43455-DS109-R
Page 93
BROADCOM CONFIDENTIAL
CYPRESS [ CYPRESS ]
