欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM43455 参数 Datasheet PDF下载

BCM43455图片预览
型号: BCM43455
PDF下载: 下载PDF文件 查看货源
内容描述: [Single-Chip 5G WiFi IEEE 802.11ac MAC/Baseband/ Radio with Integrated Bluetooth 4.1 and FM Receiver]
分类和应用:
文件页数/大小: 159 页 / 2600 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM43455的Datasheet PDF文件第89页浏览型号BCM43455的Datasheet PDF文件第90页浏览型号BCM43455的Datasheet PDF文件第91页浏览型号BCM43455的Datasheet PDF文件第92页浏览型号BCM43455的Datasheet PDF文件第94页浏览型号BCM43455的Datasheet PDF文件第95页浏览型号BCM43455的Datasheet PDF文件第96页浏览型号BCM43455的Datasheet PDF文件第97页  
WLAN GPIO Signals and Strapping Options  
BCM43455 Preliminary Data Sheet  
Multiplexed Bluetooth GPIO Signals  
The Bluetooth GPIO pins (BT_GPIO_0 to BT_GPIO_7) are multiplexed pins and can be programmed to be used as GPIOs or for other Bluetooth interface  
2
signals such as I S. The specific function for a given BT_GPIO_X pin is chosen by programming the Pad Function Control register for that specific pin.  
Table 21 shows the possible options for each BT_GPIO_X pin. Note that each BT_GPIO_X pin's Pad Function Control register setting is independent  
(BT_GPIO_5 can be set to pad function 7 at the same time that BT_GPIO_3 is set to pad function 0). When the Pad Function Control register is set to  
0, the BT_GPIOs do not have specific functions assigned to them and behave as generic GPIOs. The A_GPIO_X pins described below are multiplexed  
2
behind the BCM43455's PCM and I S interface pins.  
Table 21: GPIO Multiplexing Matrix  
Pad Function Control Register Setting  
Pin Name  
0
1
2
3
4
5
6
7
15  
BT_UART_CTS_N  
BT_UART_RTS_N  
BT_UART_RXD  
BT_UART_TXD  
BT_PCM_IN  
UART_CTS_N  
UART_RTS_N  
UART_RXD  
UART_TXD  
A_GPIO[3]  
A_GPIO[2]  
A_GPIO[1]  
A_GPIO[0]  
A_GPIO[5]  
A_GPIO[6]  
GPIO[7]  
A_GPIO[1]  
A_GPIO[0]  
GPIO[5]  
GPIO[4]  
PCM_IN  
PCM_OUT  
PCM_SYNC  
PCM_CLK  
PCM_OUT  
PCM_IN  
PCM_SYNC  
PCM_CLK  
HCLK  
PCM_IN  
HCLK  
I2S_SSDI/MSDI  
I2S_SSDO  
I2S_SWS  
I2S_SSCK  
STATUS  
TX_CON_FX  
I2S_SWS  
I2S_SSCK  
CLK_REQ  
SF_MISO  
BT_PCM_OUT  
BT_PCM_SYNC  
BT_PCM_CLK  
BT_I2S_DO  
PCM_OUT  
LINK_IND  
I2S_MSDO  
SF_MOSI  
PCM_SYNC  
HCLK  
I2S_MWS  
SF_SPI_CSN  
PCM_CLK  
I2S_MSCK  
SF_SPI_CLK  
I2S_SSDO  
I2S_SSDI/MSDI  
I2S_MSDO  
BT_I2S_DI  
HCLK  
BT_I2S_WS  
LINK_IND  
I2S_MWS  
BT_I2S_CLK  
BT_GPIO_5  
GPIO[6]  
INT_LPO  
I2S_SSCK  
I2S_SSDO  
I2S_SWS  
I2S_SSDI/MSDI  
I2S_MSCK  
GPIO[5]  
I2S_MSCK  
BT_GPIO_4  
GPIO[4]  
LINK_IND  
I2S_MSDO  
BT_GPIO_3  
GPIO[3]  
I2S_MWS  
BT_GPIO_2  
GPIO[2]  
BT_CLK_REQ  
WL/BT_CLK_REQ  
A_GPIO[7]  
Broadcom®  
November 5, 2015 • 43455-DS109-R  
Page 92  
BROADCOM CONFIDENTIAL  
 复制成功!