CYW20732A0
Table 12 shows the digital level characteristics for (VSS = 0V).
Table 12. LDO Regulator Electrical Specifications
Parameter
Input voltage range
Default output voltage
Output voltage
Conditions
Min.
1.425
Typ.
Max.
3.63
Unit
–
–
V
–
–
1.2
–
V
Range
Step size
0.8
–
–
1.4
–
V
40 or 80
mV
%
Accuracy at any step
–5
–
–
+5
30
0.2
0.2
Load current
–
–
mA
Line regulation
Load regulation
Vin from 1.425 to 3.63V, Iload = 30 mA
–0.2
–
%VO/V
I
load from 1 µA to 30 mA, Vin = 3.3V, Bonding R –
0.1
%VO/mA
= 0.3Ω
Quiescent current
No load @Vin = 3.3V
*Current limit enabled
–
–
6
5
–
µA
nA
Power-down current
Vin = 3.3V, worst@70°C
200
Table 13 shows the specifications for the ADC characteristics.
Table 13. ADC Specifications
Parameter
Number of Input channels
Channel switching rate
Input signal range
Reference settling time
Input resistance
Symbol
Conditions
Min.
Typ.
Max.
Unit
–
–
–
–
–
9
–
–
fch
Vinp
–
–
–
133.33
kch/s
V
0
–
3.63
Changing refsel
7.5
–
–
s
Rinp
Cinp
fC
Effective, single ended
–
500
–
–
k
pF
kHz
s
Input capacitance
Conversion rate
–
–
5
–
5.859
5.35
–
–
187
170.7
–
Conversion time
TC
R
–
–
Resolution
–
16
bits
–
Effective number of bits
–
In specified performance range
–
See Table 2
on page 6
–
Absolutevoltagemeasurement –
error
Using on-chip ADC firmware driver
–
±2
–
%
Current
I
Iavdd1p2 + Iavdd3p3
–
–
1
mA
Power
P
–
–
1.5
–
–
mW
nA
Leakage current
Power-up time
Integral nonlinearity3
Differential nonlinearitya
Ileakage
Tpowerup
INL
T = 25°C
–
100
200
1
–
–
–
µs
In guaranteed performance range
In guaranteed performance range
–1
–1
–
LSBa
LSBa
DNL
–
1
a. LSBs are expressed at the 10-bit level.
Table 14 shows the specifications for the digital voltage levels.
Document Number: 002-14837 Rev. *L
Page 21 of 35
CYPRESS [ CYPRESS ]
