PRELIMINARY
CYW20713
1.3 Usage Model
The CYW20713 is designed to provide a direct interface to industrial systems, as shown in Figure 3. The device has flexible PCM
and UART interfaces, enabling it to transparently connect to existing circuits.
The device incorporates a number of unique features to accommodate integration into industrial systems.
■ The PCM interface provides multiple modes of operation to support both master and slave, as well as hybrid interfacing to one or
more external codec devices.
■ The UART interface supports hardware flow control with tight integration to power control sideband signaling to support the lowest
power operation.
■ Few external components are required for integration.
Figure 3. Usage Model
Voice
PCM
Codec
UART
CYW20713
1.63V to 5.5V Battery
Host
BT_WAKE
HOST_WAKE
20 or 26 MHz
crystal oscillator*
LPO Clock
LPO_INPUT
* An external LPO clock is required if the main clock is not 20 MHz.
Document Number: 002-14806 Rev. *C
Page 7 of 52
CYPRESS [ CYPRESS ]
