Ultra37000 CPLD Family
Logic Block Diagrams (continued)
Clock/
Input
CY37384/CY37384V (256-Lead BGA)
Input
1
4
4
4
36
16
36
16
36
16
36
16
36
LOGIC
BLOCK
AA
LOGIC
BLOCK
BL
12 I/Os
I/O0−I/O11
16
36
12 I/Os
I/O168−I/O191
12 I/Os
I/O12−I/O23
LOGIC
BLOCK
AB
LOGIC
BLOCK
BK
16
36
16
36
16
36
12 I/Os
I/O156−I/O179
12 I/Os
I/O24−I/O35
LOGIC
BLOCK
AC
LOGIC
BLOCK
BJ
12 I/Os
I/O144−I/O167
LOGIC
BLOCK
AD
LOGIC
BLOCK
BI
36
16
PIM
12 I/Os
I/O36−I/O47
LOGIC
BLOCK
AE
LOGIC
BLOCK
BH
16
36
16
36
16
12 I/Os
I/O132−I/O155
LOGIC
BLOCK
AF
LOGIC
BLOCK
BG
36
16
36
16
36
16
36
16
12 I/Os
I/O48−I/O59
LOGIC
BLOCK
AG
LOGIC
BLOCK
BF
36
16
12 I/Os
I/O120−I/O143
12 I/Os
I/O60−I/O71
LOGIC
BLOCK
AH
LOGIC
BLOCK
BE
36
16
12 I/Os
I/O108−I/O131
12 I/Os
I/O72−I/O83
LOGIC
BLOCK
AI
LOGIC
BLOCK
BD
36
16
36
16
12 I/Os
I/O96−I/O119
LOGIC
BLOCK
AJ
LOGIC
BLOCK
BC
36
16
36
16
12 I/Os
I/O84−I/O95
LOGIC
BLOCK
AK
LOGIC
BLOCK
BB
36
16
36
16
12 I/Os
I/O96−I/O107
LOGIC
BLOCK
AL
LOGIC
BLOCK
BA
TDI
TCK
TMS
JTAG Tap
Controller
96
96
TDO
Document #: 38-03007 Rev. *D
Page 12 of 64
CYPRESS [ CYPRESS ]
