6.0 Basic Operation
CN8478/CN8474A/CN8472A/CN8471A
6.2 Configuration
Multichannel Synchronous Communications Controller (MUSYCC™)
6.2 Configuration
A sequence of hierarchical initializations must occur after resets. The levels of
hierarchy are as follows:
1. PCI Configuration—only after hardware reset
2. Global Configuration
3. Interrupt Queue Configuration
4. Channel Group(s) Configuration
6.2.1 PCI Configuration
After power-up or a PCI reset sequence, MUSYCC enters a holding pattern,
waiting for PCI configuration cycles directed specifically for MUSYCC at the
PCI bus and PCI slot MUSYCC resides in.
PCI configuration involves PCI read and write cycles initiated by the host and
performed by a host-bus-to-PCI-bus bridge device. The cycles are executed at the
hardware signal level by the bridge device. The bridge device polls all possible
slots on the bus it controls for a PCI device and then iteratively reads the
configuration space for all supported functions on each device. All information
from the basic configuration sequence is forwarded to the system controller or
host processor controlling the bridge device.
During PCI configuration, the host can perform the following configuration
for MUSYCC’s Function 0, HDLC Network Controller function:
•
•
Read PCI configuration space (Device Identification, Vendor
Identification, Class Code, and Revision Identification).
Allocate 1 MB system memory range and assign the Base Address register
using this memory range.
•
•
•
•
•
•
•
Allow fast back-to-back transactions.
Enable PCI system error signal line, SERR*.
Allow response for PCI parity error detection.
Allow PCI bus-master mode.
Allow PCI bus-slave mode.
Assign latency.
Assign interrupt line routing.
During PCI configuration, the host can perform the following configuration
for MUSYCC’s Function 1, PCI to EBUS bridge:
•
•
Read PCI configuration space (Device Identification, Vendor
Identification, Class Code, and Revision Identification).
Allocate 1 MB system memory range and assign the Base Address register
using this memory range.
•
•
•
Allow response for PCI parity error detection.
Assign latency.
Assign interrupt line routing.
6-4
Conexant
100660E
CONEXANT [ CONEXANT SYSTEMS, INC ]
