欢迎访问ic37.com |
会员登录 免费注册
发布采购

BT8375EPF 参数 Datasheet PDF下载

BT8375EPF图片预览
型号: BT8375EPF
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片收发器T1 / E1和综合业务数字网( ISDN )基本速率接口 [single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces]
分类和应用: 电信集成电路综合业务数字网
文件页数/大小: 323 页 / 1950 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号BT8375EPF的Datasheet PDF文件第227页浏览型号BT8375EPF的Datasheet PDF文件第228页浏览型号BT8375EPF的Datasheet PDF文件第229页浏览型号BT8375EPF的Datasheet PDF文件第230页浏览型号BT8375EPF的Datasheet PDF文件第232页浏览型号BT8375EPF的Datasheet PDF文件第233页浏览型号BT8375EPF的Datasheet PDF文件第234页浏览型号BT8375EPF的Datasheet PDF文件第235页  
Bt8370/8375/8376  
Fully Integrated T1/E1 Framer and Line Interface  
3.17 System Bus Registers  
EMBED  
EMBED instructs the transmit framer (refer to [TABORT; addr 071] to align TX timebase with  
respect to frame and multiframe alignment embedded in TXDATA, the transmit line rate data  
output from TSLIP. If TSLIP is enabled, EMBED is inactive, and overhead is bypassed, TX  
timebase is not guaranteed to align to TXDATA, and bypassed overhead cannot reliably pass  
through TSLIP. EMBED is applicable to all system bus modes.  
EMBED  
T1/E1N  
Embedded Framing Mode  
Transmit framer searches TPCMI  
TS0 Embedded; search TXDATA  
G.802; search TXDATA  
0
1
1
x
0
1
NOTE(S): Embedded F-bits reach TX output only if frame formatter [TFRM;  
addr 072] is in Bypass or Transparent mode.  
TS0 Embedded The offline framer examines TXDATA to align TX timebase to  
the embedded FAS pattern. If MFAS is also enabled  
[TFRAME; addr 070], the transmit online framer examines  
TXDATA to align TX timebase to the embedded MFAS pattern.  
While EMBED is active, TXDATA output is monitored, and  
transmit frame errors are reported in ISR0 [addr 00B].  
Embedded TS0 supports E1 overhead bypass options for  
applications where TSLIP buffer is enabled.  
G.802  
Embedded  
Automatically supports ITUT Recommendation G.802, which  
defines frame format conversion between T1 and E1 line rates  
by locating T1 F-bits in Bit 1 of time slot 26 of each system bus  
frame. G.802 embedded mode is applicable for system buses  
that are 1x, 2x, or 4x multiples of the E1 line rate. Full  
implementation of G.802 also requires the processor to program  
TS0, TS16, and TS26TS31 as unassigned system bus time  
slots [SBCn; addr 0E00FF].  
SBI[3:0]  
System Bus Interface modeDefines transmit and receive system bus data format. System  
buses operate in one of nine basic formats which differ in the number of total available data  
time slots and the associated system bus clock rate. If the total time slots are a multiple of 32,  
SBI also defines which bus group of 32 byte-interleaved time slots are assigned to the  
respective device.  
SBI[3:0]  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
Mode  
128A  
128B  
128C  
128D  
64A  
64B  
32  
Clock (Kobe) Total Time Slots  
Bus Group  
Group 0  
Group 1  
Group 2  
Group 3  
Group 0  
Group 1  
8192  
8192  
8192  
8192  
4096  
4096  
2048  
1544  
1536  
128  
128  
128  
128  
64  
64  
32  
24  
24 + F-bit  
24  
24  
N8370DSE  
Conexant  
3-113  
 复制成功!