欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX641AD2 参数 Datasheet PDF下载

CMX641AD2图片预览
型号: CMX641AD2
PDF下载: 下载PDF文件 查看货源
内容描述: [Tone Decoder Circuit, CMOS, PDSO24, SOIC-24]
分类和应用: 电信光电二极管电信集成电路
文件页数/大小: 26 页 / 472 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX641AD2的Datasheet PDF文件第1页浏览型号CMX641AD2的Datasheet PDF文件第2页浏览型号CMX641AD2的Datasheet PDF文件第3页浏览型号CMX641AD2的Datasheet PDF文件第5页浏览型号CMX641AD2的Datasheet PDF文件第6页浏览型号CMX641AD2的Datasheet PDF文件第7页浏览型号CMX641AD2的Datasheet PDF文件第8页浏览型号CMX641AD2的Datasheet PDF文件第9页  
Dual SPM/Security Detector/Generator
CMX641A
1.3
Signal List
Package
P4
Signal
Description
Package
D2
Pin No.
1
Pin No.
1
Name
XTAL
Type
I/P
The input of the on-chip oscillator for use with a
3.579545MHz Xtal in conjunction with the
XTALN output; circuit components are on-chip.
When using an Xtal input, the CLOCK OUT pin
should be connected directly to the CLOCK IN
pin. If an external clock input is employed at
the CLOCK IN pin, the XTAL pin must be
connected directly to V
DD
(see Figure 2). See
Figure 4 for details of clock frequency
distribution.
The inverted output of the on-chip oscillator.
The buffered output of the on-chip oscillator
inverter. If a XTAL input is employed, this
output should be connected directly to the
CLOCK IN pin. This output can support up to 3
additional CMX641A microcircuits. See Figure
4 for details of clock distribution.
The 3.579545MHz input to the internal clock
dividers. If an externally generated clock pulse
input is employed, XTAL input pin should be
connected to V
DD
.
For multi-chip output multiplexing; controls the
state of both Ch1 and Ch2 outputs. When this
input is placed high (logic ‘1’) both outputs are
set to a high impedance. When placed at logic
‘0’ (low) both outputs are enabled.
The digital output of the channel 2 SPM detector
when enabled. The format of the signal at this
pin, in common with CH1 OP is selectable to
either ‘Tone Follower’ or ‘Packet mode’ via the
OP SELECT pin. Logic ‘0’ (low) when tone is
detected.
The digital output of the channel 1 SPM detector
when enabled. The format of the signal at this
pin, in common with CH2 OP is selectable to
either ‘Tone Follower’ or ‘Packet mode’ via the
OP SELECT pin. Logic ‘0’ (low) when tone is
detected.
A bias line for the internal circuitry, held at
�½V
DD.
This pin must be decoupled to V
SS
by a
capacitor mounted close to the device pins.
2
3
2
3
XTALN
CLOCK OUT
O/P
O/P
4
4
CLOCK IN
I/P
5
5
OP ENABLEN
I/P
6
6
CH2 OP
O/P
7
7
CH1 OP
O/P
8
8
V
BIAS
O/P
©
2002 Consumer Microcircuits Limited
4
D/641A/5