欢迎访问ic37.com |
会员登录 免费注册
发布采购

CMX608 参数 Datasheet PDF下载

CMX608图片预览
型号: CMX608
PDF下载: 下载PDF文件 查看货源
内容描述: [Integrated Input and Output Channel Filters]
分类和应用:
文件页数/大小: 70 页 / 3411 K
品牌: CMLMICRO [ CML MICROCIRCUITS ]
 浏览型号CMX608的Datasheet PDF文件第15页浏览型号CMX608的Datasheet PDF文件第16页浏览型号CMX608的Datasheet PDF文件第17页浏览型号CMX608的Datasheet PDF文件第18页浏览型号CMX608的Datasheet PDF文件第20页浏览型号CMX608的Datasheet PDF文件第21页浏览型号CMX608的Datasheet PDF文件第22页浏览型号CMX608的Datasheet PDF文件第23页  
RALCWI Vocoder  
CMX608/CMX618/CMX638  
Figure 12 Single Frame Packet Decoding with Host Jitter (Increased IDD)  
Figure 12 is the same as the previous figure, but with an increased initial decoder delay. As can be seen,  
the CODEC is no longer starved of samples.  
5.3.2.  
Multiple Frame Packet with FEC, but without STD or DTMF  
This is the most suitable configuration for use in a wireless system, where the channel is prone to bit  
errors. Two modes are available:  
3 frame packet, which represents 60ms of voice. This mode is most suitable for TDMA/DMR.  
4 frame packet, which represents 80ms of voice. This mode is most suitable for FDMA/DMR.  
For each of these modes, the packets may contain either hard-bits or soft-bits.  
Figure 13 shows a timed delivery method for the 3 frame mode, although the principal applies equally to  
the 4 frame mode. As in the above examples, if the host has some algorithmic jitter (which affects the  
exact time of packet delivery), then the IDD register should be used to increase the initial decoder delay.  
Figure 13 Multiple Frame Packet Decoding  
2014 CML Microsystems Plc  
19  
D/608_18_38/11  
 
 
 复制成功!