CS5460A
ANALOG CHARACTERISTICS (Continued)
Parameter
Symbol
Min
Typ
Max
Unit
Dynamic Characteristics
Phase Compensation Range (Voltage Channel, 60 Hz)
-2.4
-
DCLK/1024
DCLK/8
-
+2.5
°
High Rate Filter Output Word Rate
Input Sample Rate
(Both Channels)
DCLK = MCLK/K
(Note 7)
OWR
-
-
-
-
Sps
Sps
%F.S.
µs
Full Scale DC Calibration Range
FSCR
25
100
Channel-to-Channel Time-Shift Error
(when PC[6:0] bits are set to “0000000”)
1.0
High Pass Filter Pole Frequency
Power Supplies
-3 dB
-
0.5
-
Hz
Power Supply Currents (Active State)
I
PSCA
PSCD
PSCD
-
-
-
1.3
2.9
1.7
-
-
-
mA
mA
mA
A+
I
(VD+ = 5 V)
(VD+ = 3.3 V)
D+
I
D+
Power Consumption
(Note 8)
Active State (VD+ = 5 V)
Active State (VD+ = 3.3 V)
Stand-By State
PC
-
-
-
-
21
11.6
6.75
10
25
-
-
mW
mW
mW
µW
Sleep State
-
Power Supply Rejection Ratio
for Current Channel
(Note 9)
(50, 60 Hz)
(Gain = 10)
(Gain = 50)
PSRR
PSRR
56
75
-
-
-
-
dB
dB
Power Supply Rejection Ratio
for Voltage Channel
(50, 60 Hz)
(Note 9)
PSRR
48
2.3
-
-
-
-
dB
V
PFMON Power-Fail Detect Threshold
(Note 10) PMLO
(Note 11) PMHI
2.45
2.55
PFMON “Power-Restored” Detect Threshold
2.7
V
Notes: 7. The minimum FSCR is limited by the maximum allowed gain register value.
8. All outputs unloaded. All inputs CMOS level.
9. Definition for PSRR: VREFIN tied to VREFOUT, VA+ = VD+ = 5 V, a 150 mV zero-to-peak sinewave
(frequency = 60 Hz) is imposed onto the +5 V supply voltage at VA+ and VD+ pins. The “+” and “-” input
pins of both input channels are shorted to VA-. Then the CS5460A is commanded to ’continuous
computation cycles’ data acquisition mode, and digital output data is collected for the channel under
test. The zero-peak value of the digital sinusoidal output signal is determined, and this value is
converted into the zero-peak value of the sinusoidal voltage that would need to be applied at the
channel’s inputs, in order to cause the same digital sinusoidal output. This voltage is then defined as
Veq. PSRR is then (in dB):
0.150V
Veq
------------------
PSRR = 20 ⋅ log
10. When voltage level on PFMON is sagging, and LSD bit is 0, the voltage at which LSD bit is set to 1.
11. Assuming that the LSD bit has been set to 1 (because PFMON voltage fell below PMLO), then if/when
the PFMON voltage starts to rise again, PMHI is the voltage level (on PFMON pin) at which the LSD bit
can be permanently reset back to 0 (without instantaneously changing back to 1). Attempts to reset the
LSD bit before this condition is true will not be successful. This condition indicates that power has been
restored. Typically, for a given sample, the PMHI voltage will be ~100 mV above the PMLO voltage.
6
CIRRUS [ CIRRUS LOGIC ]
