欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5014-BL28 参数 Datasheet PDF下载

CS5014-BL28图片预览
型号: CS5014-BL28
PDF下载: 下载PDF文件 查看货源
内容描述: 16 , 14和12位,自校准的A / D转换器 [16, 14 & 12-Bit, Self-Calibrating A/D Converters]
分类和应用: 转换器
文件页数/大小: 46 页 / 401 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS5014-BL28的Datasheet PDF文件第32页浏览型号CS5014-BL28的Datasheet PDF文件第33页浏览型号CS5014-BL28的Datasheet PDF文件第34页浏览型号CS5014-BL28的Datasheet PDF文件第35页浏览型号CS5014-BL28的Datasheet PDF文件第37页浏览型号CS5014-BL28的Datasheet PDF文件第38页浏览型号CS5014-BL28的Datasheet PDF文件第39页浏览型号CS5014-BL28的Datasheet PDF文件第40页  
CS5012A, CS5014, CS5016  
A0 – Read Address, PIN 23.  
Determines whether data or status information is placed onto the data bus. When high during the  
read operation, converted data is placed onto the data bus; when low, the status register is driven  
onto the bus.  
BP/UP – Bipolar/Unipolar Input Select, PIN 24.  
When high, the device is configured with a bipolar transfer function ranging from -VREF to  
+VREF. Encoding is in an offset binary format, with the mid-scale code 100...0000 centered at  
AGND. When low, the device is configured for a unipolar transfer function from AGND to VREF.  
Unipolar encoding is in straight binary format. Once calibration has been performed, either bipolar  
or unipolar mode may be selected without the need to recalibrate.  
RST – Reset, PIN 32.  
When taken high for at least 100 ns, all internal digital logic is reset. Upon being taken low, a full  
calibration sequence is initiated.  
BW – Bus Width Select, PIN 33.  
When hard-wired high, all 12 data bits are driven onto the bus simultaneously during a data read  
cycle. When low, the bus is in a byte wide format. On the first read following a conversion, the  
eight MSB’s are driven onto D0-D7. A second read cycle places the four LSB’s with four trailing  
zeros on D0-D7. Subsequent reads will toggle the higher/lower order byte. Regardless of BW’s  
status, a read cycle with A0 low yields the status information on D0-D7.  
INTRLV – Interleave, PIN 34.  
When latched low using CS, the device goes into interleave calibration mode. A full calibration  
will complete every 2,014 conversions in the CS5012A, and every 72,051 conversions in the  
CS5014/16. The effective conversion time extends by 20 clock cycles.  
CAL – Calibrate, PIN 35. (See Addendum appending this data sheet))  
When latched high using CS, burst calibration results. The device cannot perform conversions  
during the calibration period which will terminate only once CAL is latched low again.  
Calibration picks up where the previous calibration left off, and calibration cycles complete every  
58,280 CLKIN cycles in the CS5012A, and every 1,441,020 CLKIN cycles in the CS5014/16 . If  
the device is converting when a calibration is signaled, it will wait until that conversion completes  
before beginning.  
Analog Inputs  
AIN – Analog Input, PIN 26.  
Input range in the unipolar mode is zero volts to VREF. Input range in bipolar mode is -VREF to  
+VREF. The output impedance of buffer driving this input should be less than or equal to 200 .  
2-42  
DS14F6  
 复制成功!