CS49300 Family DSP
1.11. Switching Characteristics — Digital Audio Input
(TA = 25 °C; VA, VD[3:1] = 2.5 V 5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)
Parameter
Symbol
Min
Max
Unit
SCLKN1(2) period for both Master and Slave mode
(Note 1) Tsclki
40
-
ns
SCLKN1(2) duty cycle for Master and Slave mode
Master Mode
(Note 1)
45
55
%
(Note 1, 2)
LRCLKN1(2) delay after SCLKN1(2) transition
(Note 3) Tlrds
-
10
5
10
-
ns
ns
ns
SDATAN1(2) setup to SCLKN1(2) transition
SDATAN1(2) hold time after SCLKN1(2) transition
Slave Mode
(Note 4) Tsdsum
(Note 4) Tsdhm
(Note 5)
-
Time from active edge of SCLKN1(2) to LRCLKN1(2) transition
Time from LRCLKN1(2) transition to SCLKN1(2) active edge
SDATAN1(2) setup to SCLKN1(2) transition
Tstlr
Tlrts
10
10
5
-
-
-
-
ns
ns
ns
ns
(Note 4) Tsdsus
(Note 4) Tsdhs
SDATAN1(2) hold time after SCLKN1(2) transition
5
Notes: 1. Master mode timing specifications are characterized, not production tested.
2. Master mode is defined as the CS493XX driving LRCLKN1(2) and SCLKN1(2). Master or Slave mode
can be programmed.
3. This timing parameter is defined from the non-active edge of SCLKN1(2). The active edge of
SCLKN1(2) is the point at which the data is valid.
4. This timing parameter is defined from the active edge of SCLKN1(2). The active edge of SCLKN1(2) is
the point at which the data is valid.
5. Slave mode is defined as SCLKN1(2) and LRCLKN1(2) being driven by an external source.
16
DS339PP4
CIRRUS [ CIRRUS LOGIC ]
