CS4923/4/5/6/7/8/9
SWITCHING CHARACTERISTICS—MOTOROLA® HOST MODE
(TA = 25 °C; VA, VD = 3.3 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)
Parameter
Address setup before CS and DS low
Address hold time after CS and DS low
Delay between DS then CS low or CS then DS low
Data valid after CS and DS low with R/W high
CS and DS low for read
Symbol
Min
Max
Unit
Tmas
5
-
ns
Tmah
Tmcdr
Tmdd
5
-
∞
20
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
0
-
Tmrpw
Tmdhr
Tmdis
DCLK + 10
(Note 3)
5
-
Data hold time after CS or DS high after read
Data high-Z after CS or DS high low after read
CS or DS high to CS and DS low for next read
CS or DS high to CS and DS low for next write
Delay between DS then CS low or CS then DS low
Data setup before CS or DS high
-
15
-
(Note 4)
(Note 3)
(Note 3)
Tmrd
2*DCLK + 10
Tmrdtw
Tmcdw
Tmdsu
Tmwpw
Tmrwsu
Tmrwhld
Tmdhw
Tmwtrd
2*DCLK + 10
-
0
∞
-
20
DCLK + 10
-
CS and DS low for write
(Note 3)
5
-
R/W setup before CS or DS low
5
-
R/W hold time after CS or DS high
5
-
Data hold after CS or DS high
2*DCLK + 10
-
CS or DS high to CS and DS low with R/W high for next read
(Note 3)
Tmwd
2*DCLK + 10
-
ns
CS or DS high to CS and DS low for next write
(Note 3)
Notes: 3. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can
be defined as follows:
External CLKIN Mode:
DCLK == CLKIN/3 before and during boot
DCLK == CLKIN after boot
Internal Clock Mode:
DCLK == 10MHz before and during boot, i.e. DCLK == 100ns
DCLK == 60 MHz after boot, i.e. DCLK == 16.7ns (this speed may depend on CLKIN, please see
CS4923/4/5/6/7/8/9 Hardware Users Guide for more information)
4. This specification is characterized but not production tested.
10
DS262F2
CIRRUS [ CIRRUS LOGIC ]
