欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS42448-DQZ 参数 Datasheet PDF下载

CS42448-DQZ图片预览
型号: CS42448-DQZ
PDF下载: 下载PDF文件 查看货源
内容描述: 108分贝192千赫6英寸,8出CODEC [108 dB, 192 kHz 6-in, 8-out CODEC]
分类和应用:
文件页数/大小: 70 页 / 1151 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS42448-DQZ的Datasheet PDF文件第51页浏览型号CS42448-DQZ的Datasheet PDF文件第52页浏览型号CS42448-DQZ的Datasheet PDF文件第53页浏览型号CS42448-DQZ的Datasheet PDF文件第54页浏览型号CS42448-DQZ的Datasheet PDF文件第56页浏览型号CS42448-DQZ的Datasheet PDF文件第57页浏览型号CS42448-DQZ的Datasheet PDF文件第58页浏览型号CS42448-DQZ的Datasheet PDF文件第59页  
6.14.3 ADC OVERFLOW (ADCX_OVFL)  
Default = x  
Function:  
Indicates that there is an over-range condition anywhere in the CS42448 ADC signal path of each of  
the associated ADC’s. These status flags become active on the arrival of the error condition.  
6.15 STATUS MASK (ADDRESS 1AH)  
7
6
5
4
3
2
1
0
Reserved  
Reserved  
Reserved  
DAC_CLK  
Error_M  
ADC_CLK  
Error_M  
ADC3_OVFL_M ADC2_OVFL_M ADC1_OVFL_M  
Default = 00000  
Function:  
The bits of this register serve as a mask for the error sources found in the register “Status (address  
19h) (Read Only)” on page 54. If a mask bit is set to 1, the error is unmasked, meaning that its occur-  
rence will affect the INT pin and the status register. If a mask bit is set to 0, the error is masked, mean-  
ing that its occurrence will not affect the INT pin or the status register. The bit positions align with the  
corresponding bits in the Status register.  
6.16 MUTEC PIN CONTROL (ADDRESS 1BH)  
7
6
5
4
3
2
1
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
MCPolarity  
MUTEC  
ACTIVE  
6.16.1 MUTEC POLARITY SELECT (MCPOLARITY)  
Default = 0  
0 - Active low  
1 - Active high  
Function:  
Determines the polarity of the MUTEC pin.  
6.16.2 MUTE CONTROL ACTIVE (MUTEC ACTIVE)  
Default = 0  
0 - MUTEC pin is not active.  
1 - MUTEC pin is active.  
Function:  
The MUTEC pin will go high or low (depending on the MUTEC Polarity Select bit) when this bit is en-  
abled.  
DS648PP2  
55  
 复制成功!