欢迎访问ic37.com |
会员登录 免费注册
发布采购

CL-PD6710-VC-A 参数 Datasheet PDF下载

CL-PD6710-VC-A图片预览
型号: CL-PD6710-VC-A
PDF下载: 下载PDF文件 查看货源
内容描述: [PCMCIA Bus Controller, MOS, PQFP144, VQFP-144]
分类和应用: PC
文件页数/大小: 128 页 / 1552 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CL-PD6710-VC-A的Datasheet PDF文件第24页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第25页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第26页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第27页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第29页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第30页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第31页浏览型号CL-PD6710-VC-A的Datasheet PDF文件第32页  
CL-PD6710/’22  
ISA–to–PC-Card Host Adapters  
Table 3-1. CL-PD67XX Power-Management Modes  
Misc Control 2 Register  
Typical Power  
Consumption  
(CORE_VDD =  
3.3 V,  
ISA_VCC,  
SOCKET_VCC,  
and +5V = 5.0 V)  
PWRGOOD  
Level  
Low-Power  
Dynamic  
Mode  
Mode Name  
AEN  
Suspend  
Mode  
(Bit 2)  
Functionality  
(Bit 1)  
Low-Power  
Dynamic  
(Default)  
< 45 mW high activity,  
9–14 mW normal  
system activity  
High  
High  
Normal  
Normal  
0
0
1
0
Full functionality  
Full functionality  
< 85 mW high activity,  
18 mW normal sys-  
tem activity  
Normal  
8-bit access to Misc  
Control 2 register.  
No other register  
access. No card in  
socket(s).  
Suspend  
(Software  
Controlled)  
High  
High  
Normal  
1
< 2 mW  
No register access.  
No card in socket(s).  
System bus signals  
disabled (clock off).  
Super-Suspend  
(Hardware  
Controlled)  
Static  
High  
1
< 1 mW  
No register access.  
No card in socket(s).  
System bus signals  
disabled.  
a
Reset  
Low  
9–14 mW  
a
IOR*, IOW*, MEMR*, and MEMW* must be held high when PWRGOOD is low to prevent manufacturing test mode outputs  
from driving the system data bus.  
3.1.9  
Socket Power Management Features  
If the CL-PD67XX has been set for automatic  
power-on (Power Control register bits 4 and 5 are  
both ‘1’), the CL-PD67XX automatically enables the  
Card Removal  
socket V supply (and, if so programmed, the V  
supply).  
CC  
PP  
When a card is removed from a socket, the  
CL-PD67XX by default automatically disables the  
V
and V supplies to the socket. If Extension  
If the CL-PD67XX has been programmed to cause  
management interrupts for card-detection events,  
assertion of -CD1 and -CD2 to the CL-PD67XX  
causes a management interrupt to inform system  
software that a card was inserted. In the case of  
manual power detection (Power Control register bit  
5 is ‘0’), system software can determine the card’s  
operating voltage range and then power-up the  
socket and initialize the card (or simply initialize the  
card if programmed for automatic power-on (Power  
Control register bit 5 is ‘1’ and Extension Control  
1 register bit 1 is ‘1’)).  
CC  
PP  
Control 1 register bit 1 is ‘0’, card power is pre-  
vented from being automatically disabled when a  
card is removed. The CL-PD67XX can also be con-  
figured to have management interrupts notify soft-  
ware of card removal.  
Card Insertion  
Power to the socket is off at reset and whenever  
there is no card in a socket.When a card is detected  
(card detect input pins, -CD1 and -CD2, to the  
CL-PD67XX become asserted low), two indepen-  
dent actions can be programmed to occur.  
28  
May 1997  
INTRODUCTION  
PRELIMINARY DATA SHEET v3.1