CS51313
Absolute Maximum Ratings
Operating Junction Temperature, T
J
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
Lead Temperature Soldering
Reflow (SMD styles only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 sec. max above 183°C, 230°C peak
Storage Temperature Range, T
S
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
−65°
to 150°C
ESD Susceptibility (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2kV
Pin Symbol
Pin Name
V
MAX
6V
16V
6V
6V
V
MIN
-0.3V
-0.3V
-0.3V
-0.3V
I
SOURCE
1mA
N/A
1mA
1mA
I
SINK
1mA
1.5A Peak
200mA DC
5mA
1mA
V
REF
V
CC
COMP
V
FB
, V
OUT
, V
ID0-4
C
OFF
GATE(H), GATE(L)
PWRGD
OVP
Gnd
Bandgap Reference Voltage
IC Power Input
Compensation Pin
Voltage Feedback Input, Output
Voltage Sense Pin, Voltage
ID DAC Inputs
Off-Time Pin
High-Side, Low Side FET Drivers
Power-Good Output
Overvoltage Protection
Ground
6V
16V
6V
15V
0V
-0.3V
-0.3V
-0.3V
-0.3V
0V
1mA
50mA
1.5APeak
1.5A Peak
200mA DC 200mA DC
1mA
30mA
30mA
1mA
1.5A Peak
N/A
200mA DC
Package Pin Description
PACKAGE PIN #
PIN SYMBOL
FUNCTION
1,2,3,4,6
V
IDO
– V
ID4
9
10
11
12
14
16
15
8
7
V
CC
GATE(H)
Gnd
GATE(L)
PWRGD
COMP
C
OFF
V
OUT
V
FB
V
REF
OVP
5
13
Voltage ID DAC inputs. These pins are internally pulled up to
5.65V if left open. V
ID4
selects the DAC range. When V
ID4
is
high (logic one), the Error Amp reference range is 2.125V to
3.525V with 100mV increments. When V
ID4
is low (logic zero),
the Error amp reference voltage is 1.325V to 2.075V with 50mV
increments.
Input power supply pin for the internal circuitry.
Decouple with filter capacitor to Gnd.
High side switch FET driver pin
Ground pin.
Low side synchronous FET driver pin.
Power-Good Output. Open collector output drives low when
V
FB
is out of regulation.
Error amp output. PWM comparator inverting input.
A capacitor to Gnd provides error amp compensation.
Off-Time Capacitor Pin. A capacitor from this pin to Gnd sets
the off time for the regulator
Current limit comparator inverting input.
Error amp inverting input, PWM comparator non-inverting
input, current limit comparator non-inverting input, PWRGD
and OVP comparator input.
Bandgap Reference Voltage. It can be used to generate other
regulated output voltages.
Overvoltage protection pin. Goes high when overvoltage
condition is detected on V
FB
.
2
CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
