Application Information: continued
ESRCAP
ESRMAX
VOUT + (VHFET + VL + VDROOP
)
Number of capacitors =
,
Duty Cycle = D =
where
,
VIN + VLFET − VHFET − VL
where
ESRCAP = maximum ESR per capacitor (specified in
manufacturer’s data sheet);
ESRMAX = maximum allowable ESR.
The actual output voltage deviation due to ESR can then be
verified and compared to the value assigned by the design-
er:
VOUT = buck regulator output voltage;
VHFET = high side FET voltage drop due to RDS(ON)
;
VL = output inductor voltage drop due to inductor wire
DC resistance;
VDROOP = droop (current sense) resistor voltage drop;
VIN = buck regulator input voltage;
VLFET = low side FET voltage drop due to RDS(ON)
.
∆VESR = ∆IOUT × ESRMAX
Step3a: Calculation of Switch On-Time
Similarly, the maximum allowable ESL is calculated from
the following formula:
The switch On-Time (time during which the switching
MOSFET in a synchronous buck topology is conducting) is
determined by:
∆VESL × ∆t
ESLMAX
=
,
Duty Cycle
∆I
TON
=
,
FSW
where
where FSW = regulator switching frequency selected by the
designer.
∆I/∆T = load current slew rate (as high as 20A/µs);
∆VESL = change in output voltage due to ESL.
Higher operating frequencies allow the use of smaller
inductor and capacitor values. Nevertheless, it is common
to select lower frequency operation because a higher fre-
quency results in lower efficiency due to MOSFET gate
charge losses. Additionally, the use of smaller inductors at
higher frequencies results in higher ripple current, higher
output voltage ripple, and lower efficiency at light load
currents.
The actual maximum allowable ESL can be determined by
using the equation:
ESLCAP
ESLMAX
=
,
Number of output capacitors
where ESLCAP = maximum ESL per capacitor (it is estimat-
ed that a 10 × 12mm Aluminum Electrolytic capacitor has
approximately 4nH of package inductance).
Step 3b: Calculation of Switch Off-Time
The actual output voltage deviation due to the actual maxi-
mum ESL can then be verified:
The switch Off-Time (time during which the switching
MOSFET is not conducting) can be determined by:
ESLMAX × ∆I
1
FSW
∆VESL
=
.
TOFF
=
− TON,
∆t
The COFF capacitor value has to be selected in order to set
the Off-Time, TOFF, above:
The designer now must determine the change in output
voltage due to output capacitor discharge during the tran-
sient:
Period × (1 − D)
COFF
=
,
3980
∆I × ∆tTR
∆VCAP
=
,
where
COUT
3980 is a characteristic factor of the CS51311;
D = Duty Cycle.
where
∆tTR = the output voltage transient response time
(assigned by the designer);
Step 4: Selection of the Output Inductor
∆VCAP = output voltage deviation due to output capaci-
tor discharge;
The inductor should be selected based on its inductance,
current capability, and DC resistance. Increasing the induc-
tor value will decrease output voltage ripple, but degrade
transient response. There are many factors to consider in
selecting the inductor including cost, efficiency, EMI and
ease of manufacture. The inductor must be able to handle
the peak current at the switching frequency without satu-
rating, and the copper resistance in the winding should be
kept as low as possible to minimize resistive power loss.
There are a variety of materials and types of magnetic
cores that could be used for this application. Among them
are ferrites, molypermalloy cores (MPP), amorphous and
powdered iron cores. Powdered iron cores are very com-
monly used. Powdered iron cores are very suitable due to
∆I = Load step.
The total change in output voltage as a result of a load cur-
rent transient can be verified by the following formula:
∆VOUT = ∆VESR + ∆VESL + ∆VCAP
Step 3: Selection of the Duty Cycle,
Switching Frequency, Switch On-Time (TON
)
and Switch Off-Time (TOFF
)
The duty cycle of a buck converter (including parasitic
losses) is given by the formula:
11
CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
