欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAT5259WI-50 参数 Datasheet PDF下载

CAT5259WI-50图片预览
型号: CAT5259WI-50
PDF下载: 下载PDF文件 查看货源
内容描述: 四路数字可编程电位计( DPP ™ )与256丝锥和I²C接口 [Quad Digitally Programmable Potentiometers (DPP⑩) with 256 Taps and IC Interface]
分类和应用: 转换器电阻器光电二极管
文件页数/大小: 16 页 / 276 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号CAT5259WI-50的Datasheet PDF文件第4页浏览型号CAT5259WI-50的Datasheet PDF文件第5页浏览型号CAT5259WI-50的Datasheet PDF文件第6页浏览型号CAT5259WI-50的Datasheet PDF文件第7页浏览型号CAT5259WI-50的Datasheet PDF文件第9页浏览型号CAT5259WI-50的Datasheet PDF文件第10页浏览型号CAT5259WI-50的Datasheet PDF文件第11页浏览型号CAT5259WI-50的Datasheet PDF文件第12页  
CAT5259  
INSTRUCTION BYTE  
INSTRUCTION AND REGISTER  
DESCRIPTION  
The next byte sent to the CAT5259 contains the  
instruction and register pointer information. The four  
most significant bits used provide the instruction  
opcode I3 - I0. The R1 and R0 bits point to one of the  
four data registers of each associated potentiometer.  
The least two significant bits point to one of four Wiper  
Control Registers. The format is shown in Table 2.  
SLAVE ADDRESS BYTE  
The first byte sent to the CAT5259 from the  
master/processor is called the Slave/DPP Address  
Byte. The most significant four bits of the slave  
address are a device type identifier. These bits for the  
CAT5259 are fixed at 0101[B] (refer to Table 1).  
Data Register Selection  
The next four bits, A3 - A0, are the internal slave  
address and must match the physical device address  
which is defined by the state of the A3 - A0 input pins  
for the CAT5259 to successfully continue the  
command sequence. Only the device which slave  
address matches the incoming device address sent by  
the master executes the instruction. The A3 - A0  
inputs can be actively driven by CMOS input signals  
or tied to VCC or VSS.  
Data Register Selected  
R1  
0
R0  
0
DR0  
DR1  
DR2  
DR3  
0
1
1
0
1
1
Figure 6. Write Timing  
S
SLAVE/DPP  
ADDRESS  
INSTRUCTION  
BYTE  
T
A
R
T
S
T
O
P
BUS ACTIVITY:  
MASTER  
Register  
Pot1 WCR  
Address  
DR1 WCRDATA  
Fixed  
Variable  
op code  
Address  
SDA LINE  
S
P
A
C
K
A
C
K
A
C
K
Table 1. Identification Byte Format  
Device Type  
Identifier  
Slave Address  
ID3  
0
ID2  
ID1  
0
ID0  
A3  
A2  
A1  
A0  
(LSB)  
1
1
(MSB)  
Table 2. Instruction Byte Format  
Instruction  
Opcode  
Data Register  
Selection  
WCR/Pot Selection  
I3  
I2  
I1  
I0  
R1  
R0  
P1  
P0  
(MSB)  
(LSB)  
Doc. No. MD-2000 Rev. H  
8
© Catalyst Semiconductor, Inc.  
Characteristics subject to change without notice