欢迎访问ic37.com |
会员登录 免费注册
发布采购

CAT25160HU2I-GT3 参数 Datasheet PDF下载

CAT25160HU2I-GT3图片预览
型号: CAT25160HU2I-GT3
PDF下载: 下载PDF文件 查看货源
内容描述: 8 KB和16 KB的SPI串行EEPROM CMOS [8-Kb and 16-Kb SPI Serial CMOS EEPROM]
分类和应用: 内存集成电路可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 17 页 / 254 K
品牌: CATALYST [ CATALYST SEMICONDUCTOR ]
 浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第6页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第7页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第8页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第9页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第11页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第12页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第13页浏览型号CAT25160HU2I-GT3的Datasheet PDF文件第14页  
CAT25080, CAT25160  
The CAT25080/160 device powers up in a write disable  
state and in a low power standby mode. A WREN  
instruction must be issued prior any writes to the device.  
Hold Operation  
¯¯¯¯¯  
The HOLD input can be used to pause communication  
between host and CAT25080/160. To pause, HOLD  
¯¯¯¯¯  
must be taken low while SCK is low (Figure 10). During  
After power up, the CS pin must be brought low to enter  
a ready state and receive an instruction. After a  
successful byte/page write or status register write, the  
device goes into a write disable mode. The CS input  
must be set high after the proper number of clock cycles  
to start the internal write cycle. Access to the memory  
array during an internal write cycle is ignored and  
programming is continued. Any invalid op-code will be  
ignored and the serial output pin (SO) will remain in the  
high impedance state.  
¯¯  
the hold condition the device must remain selected (CS  
low). During the pause, the data output pin (SO) is tri-  
stated (high impedance) and SI transitions are ignored.  
¯¯¯¯¯  
To resume communication, HOLD must be taken high  
while SCK is low.  
DESIGN CONSIDERATIONS  
The CAT25080/160 devices incorporate Power-On  
Reset (POR) circuitry which protects the internal logic  
against powering up in the wrong state. The device will  
power up into Standby mode after VCC exceeds the  
POR trigger level and will power down into Reset mode  
when VCC drops below the POR trigger level. This bi-  
directional POR behavior protects the device against  
‘brown-out’ failure following a temporary loss of power.  
¯¯¯¯¯  
Figure 10. HOLD Timing  
CS  
t
t
CD  
CD  
SCK  
t
HD  
t
HD  
HOLD  
t
HZ  
HIGH IMPEDANCE  
SO  
t
LZ  
Note: Dashed Line = mode (1, 1) - - - - - -  
Doc. No. 1122 Rev. A  
10  
© 2006 Catalyst Semiconductor, Inc.  
Characteristics subject to change without notice