欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC22153AKHC 参数 Datasheet PDF下载

TMC22153AKHC图片预览
型号: TMC22153AKHC
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准数字视频解码器三线自适应梳状解码器系列, 8和10位 [Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit]
分类和应用: 解码器
文件页数/大小: 84 页 / 515 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号TMC22153AKHC的Datasheet PDF文件第57页浏览型号TMC22153AKHC的Datasheet PDF文件第58页浏览型号TMC22153AKHC的Datasheet PDF文件第59页浏览型号TMC22153AKHC的Datasheet PDF文件第60页浏览型号TMC22153AKHC的Datasheet PDF文件第62页浏览型号TMC22153AKHC的Datasheet PDF文件第63页浏览型号TMC22153AKHC的Datasheet PDF文件第64页浏览型号TMC22153AKHC的Datasheet PDF文件第65页  
PRODUCT SPECIFICATION  
TMC22x5yA  
STS: The number of pixels between sync pulses  
Table 20. Table of Line Idents, LID[4:0] (cont.)  
Line no:  
260 & 261  
262  
LID  
4-0  
STB: The number of pixels between the nominal mid point  
of sync and the start of the 16 pixel burst gate. This value is  
modified depending upon the mode of operation.  
10  
11  
12  
13  
14  
15  
16  
17  
263 - 307  
308  
Table 21. Timing Offsets  
Standard  
Mode  
Genlock  
Offset required  
309  
x
-8  
-8  
310  
x
x
Line locked  
Subcarrier  
D2 mode  
D2 mode  
D1 mode  
311  
-22  
-12  
-8  
312  
PAL  
NTSC  
x
Timing Parameters  
+12  
Subcarrier Programming  
BTV: The number of pixels between the start of the 16 pixel  
burst gate and the nominal start of active video.  
The color subcarrier is produced by an internal 28 bit Direct  
Digital Synthesizer (DDS) which is phase locked to the burst  
signal of the digitized video input. The nominal frequency is  
programmed into the DDS as follows:  
AV: The number of active pixels in the active video line.  
The difference between the sum of STB+BTV+AV sub-  
tracted from STS provides the nominal front porch.  
FREQ = (number of subcarrier cycles per line / number of  
pixels per line) * 2^28  
Horizontal and Vertical Timing Parameters  
An example would be NTSC subcarrier mode  
FREQ = (227.5 / 910) * 2^28 = 4000000 hex  
When external horizontal and vertical syncs are provided the  
timing shown in Figure 28 is required to synchronize the  
internal state machines to beginning of a field (3, 5, or 7).  
For field 2 (4, 6, or 8) the falling edge of VSYNC must occur  
at least 2 clock periods but not more than (H-2) clock periods  
after the falling edge of HSYNC, where H is the total num-  
ber of pixels in an active video line.  
Horizontal Timing  
The horizontal video line is broken down into four horizontal  
timing parameters.  
STB  
BTV  
AV  
STS  
65-22x5y-68  
Figure 27. Horizontal Timing  
REV. 1.0.0 2/4/03  
61  
 复制成功!