PRODUCT SPECIFICATION
TMC2193
Blanking Control
Pixel Data Control
Control Registers for this section
The pixel data control has two modes of operation, as an
input or as an output. The mode of operation is determined
by the PDCDIR control register. When PDC is an input the
internally generated PDC is ANDed with the PDC pin. This
allows the user to blank any active video regions. When PDC
is an output, the internally generated PDC is the output for
the PDC pin.
Address
0x04
Bit(s)
1-0
2
Name
PDRM
0x06
PDCDIR
VBIENF1
VBIENF2
PDCCNT
0x18
4-0
4-0
7-0
0x19
The internal PDC control will toggle to a logic HIGH at the
pixel specified by PDCNT and toggle to a logic LOW four
pixels prior to the end of the active video region. The starting
point and ending point of the active video region (VA) are
determined by the control registers 10h to 1Fh. When PDC is
used as an input, the sloped edge of the active video region
will occur on the next four pixels following the toggle point.
0x1F
The content of VBIENFx[4:0] selects the first line to contain
an active video region in each field, all subsequent lines for
the remainder of the field are active. To blank an entire field,
the user zeroes the VBIENFx[4:0] control register. In
CCIR656 slave mode, the user can selectively blank any
enabled line by setting its TRS V bit HIGH. For 525-line
systems, NTSC line numbering is employed, with the first
vertical serration starting on line 4. PAL line numbering is
used with 625-line systems, with each field's line 1 being the
start of the first vertical serration.
Edge Shaping
The TMC2193 has three modes of sloped edges on the active
video region and are controlled by PDRM control register.
Any line(s) enabled by the closed caption control are auto-
matically unblanked for the closed caption waveform, irre-
spective of the corresponding values of VBIENF.
Table 6. PDC Edge Control
PDRM[1:0]
Slope type at PDC (HIGH)
Slope type at PDC (LOW)
00
The following four pixels have the weighting of The following four pixels have the weighting of
1/8, 1/2, 7/8 and 1 for NTSC and 1/8, 3/8, 5/8, 1, 7/8, 1/2, and 1/8 for NTSC and 7/8, 5/8, 3/8,
and 7/8 for PAL.
and 1/8 for PAL.
01
1x
The fifth pixel is sampled and scaled 1/8, 1/2,
7/8 and 1 over the next four pixels for NTSC
and 1/8, 3/8, 5/8, and 7/8 over the next four
pixels for PAL.
The fifth pixel is sampled and scaled 1, 7/8,
1/2 and 1/8 over the next four pixels for NTSC
and 7/8, 5/8, 3/8, and 1/8 over the next four
pixels for PAL.
Slope is off, edge control is dictated by the PD Slope is off, edge control is dictated by the PD
stream from active video start stream to active video end
REV. 1.0 3/26/03
13
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
