PRODUCT SPECIFICATION
TMC2193
Functional Description
Input Formats
Control Registers for this section
Address
0x05
0x05
0x06
Bit(s)
7
6-4
0
Name
D1OFF
INMODE
TSOUT
Demuxing of multiplexed data streams depends on which
synchronization mode the encoder is operating in. For slave
and genlock modes the falling edge of HSIN must be LOW
prior to the C
B
data in order to demux the data correctly. For
master mode synchronization the falling edge of HSOUT
must be LOW prior to the Y data in order to demux the data
correctly. Finally, in 656 mode the demuxing of the data
stream is determined by the TRS codes, the first sample after
the TRS is considered a C
B
sample of the C
B
Y C
R
Y
I
packet.
The control register D1OFF controls the formatting of the
incoming luminance data at the pixel data port. When
D1OFF is HIGH a blanking level of 64
10
is subtracted from
the luminance and when D1OFF is LOW the incoming the
pixel data is passed through. The inversion of the MSB’s on
the C
B
and C
R
components is controlled by the INMODE
control register.
The TMC2193 supports both RGB and YC
B
C
R
component
sources on the pixel data port. For RGB sources the
TMC2193 will accept a 24 bit RGB source with a sample
rate of 4:4:4. YC
B
C
R
input sources are supported in 10 bit
4:2:2, 20 bit 4:2:2, 20 bit 4:4:4, and 24 bit 4:4:4. In the 4:2:2
cases the color difference components are linearly interpo-
lated to 4:4:4 internally.
INMODE
x00
101
110
111
23
7
9
9
9
C
B
/BLUE
YC
B
C
R
C
B
C
R
C
B
C
R
16
0
15
7
14
0
0
0
PD
C
R
/RED
9
8
0
0
0
7
7
9
9
0
Y/GREEN
Y
Y
0
2
2
65-6294-02
1
1
Figure 1. Input Formats
1.
INMODE = 000 or 100, PD[7:0] = Y/G, PD[23:16] = C
B
/B, PD[15:8] = C
R
/R
n = (SY+BR+BU+CBP+AV)*2
0
128
x = (SY+BR+BU+CBP)*2
PXCK
t
S
t
H
PD[7:0]
(Y/G)
n-1
(Y/G)
n
(Y/G)
0
(Y/G)
x
(Y/G)
x+1
(Y/G)
x+2
PD[23:16]
(C
B
/B)
n-1
(C
B
/B)
n
(C
B
/B)
0
(C
B
/B)
x
(C
B
/B)
x+1
(C
B
/B)
x+2
PD[15:8]
(C
R
/R)
n-1
(C
R
/R)
n
t
SP
(C
R
/R)
0
(C
R
/R)
x
(C
R
/R)
x+1
(C
R
/R)
x+2
HSIN
t
DO
t
DO
HSOUT
(TSOUT = 1)
65-6294-03
Figure 2. 24 Bit Input Format
2.
INMODE = 101, PD[23:14] = YC
B
C
R
running at 27MHz.
data value, after the SAV preamble, is treated as a C
B
data
point in the multiplexed C
B
, Y, C
R
Y , D1 data stream.
Note: Figure 3, pixel numbering, reflects the SMPTE-125M
pixel numbering.
The PD port is clocked at twice the pixel rate, with the data
organized as C
B
Y C
R
Y, with the cosited Y's following the
C
B
's. In its CCIR-656 time base mode, the demuxed C
B
, Y,
and C
R
data is synchronized to the SAV preamble. The first
REV. 1.0 3/26/03
7
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
