PRODUCT SPECIFICATION
TMC2193
Pin Definitions
(continued)
Pin Name
PXCK
Pin Number
95
Value
TTL
Description
Pixel Clock Input.
PXCK is a clock signal that period is twice
the sample rate of the pixel data. The operating range is 20 to
30 MHz. The clock is internally divided by 2 to generate the
internal pixel clock, PCK. PXCK drives the entire TMC2193
except the asynchronous microprocessor interface.
Master Chip Reset.
When LOW, All outputs are tri-stated and
the internal state machines and control registers are reset. At
rising edge of RESET, all outputs are active, the preset values
will be loaded into the control registers and the internal states
machines start to operate.
Vertical Sync Input.
When operating in slave, Genlock, or
DRS-Lock the TMC2193 will start a new vertical field with each
falling edge of VSIN that is coincident with HSIN.
Field Identifier.
Field Identifier outputs the current field number.
For all video standards the field identifier will cycle through the
eight counts.
Horizontal Sync Output.
The alignment of HSOUT to the pixel
data port or DCVBS port is controlled by control register
TSOUT.
Vertical Blanking Interval Line Identifier.
LINE identifies the
current line number for the first 31 lines. If the line count is
greater than 31 then LINE is 11111b. The first line with a vertical
serration is considered to be line 0.
Pixel Data Control.
When PDCDIR = LOW:
At a rising edge, The next pixel starts a
controlled ramp of the PD data. At a falling edge, the pixel prior
is the last PD used in the ramp. The rising edge is determined
by the PDCCNT control register, the falling edge of PDC is
determined by the horizontal timing registers.
When PDCDIR = HIGH:
PDCIN is used to override the internal
PDC. When HIGH, the internal PDC controls the blank and
unblank window. When LOW, the video remains blanked
regardless of the internal PDC. All edges have the same ramp
control as the internal PDC.
VSOUT
75
TTL
Vertical Sync Output.
The alignment of VSOUT to the pixel
data port or DCVBS port is controlled by control register
TSOUT.
Composite Data Input
Overlay Control
Component Data Input
Selectable sync only or midpoint reference D/A
Composite or Green D/A
Luma or Blue D/A
Chroma or Red D/A
Composite D/A with optional keying
5
RESET
94
TTL
VSIN
55
TTL
SYNC & CONTROL OUTPUTS (11 pins)
FLD[2:0]
81–83
TTL
HSOUT
74
TTL
LINE[4:0]
76–80
TTL
PDC
73
TTL
DATA INPUTS (39 pins)
CVBS[9:0]
OL[4:0]
PD[23:0]
Ref. DAC
DAC1
DAC2
DAC3
DAC4
REV. 1.0 3/26/03
84–93
21–25
27–38, 41–52
19
15
10
5
2
TTL
TTL
TTL
0.675Vp-p
1.35Vp-p
1.35Vp-p
1.35Vp-p
1.35Vp-p
ANALOG INTERFACE – Video Out (5 pins)
CADEKA [ CADEKA MICROCIRCUITS LLC. ]
