欢迎访问ic37.com |
会员登录 免费注册
发布采购

SPT574BCN 参数 Datasheet PDF下载

SPT574BCN图片预览
型号: SPT574BCN
PDF下载: 下载PDF文件 查看货源
内容描述: 快速,完整12 - MP位兼容A / D与采样/保持转换器 [FAST, COMPLETE 12-BIT mP COMPATIBLE A/D CONVERTER WITH SAMPLE/HOLD]
分类和应用: 转换器光电二极管
文件页数/大小: 12 页 / 198 K
品牌: CADEKA [ CADEKA MICROCIRCUITS LLC. ]
 浏览型号SPT574BCN的Datasheet PDF文件第3页浏览型号SPT574BCN的Datasheet PDF文件第4页浏览型号SPT574BCN的Datasheet PDF文件第5页浏览型号SPT574BCN的Datasheet PDF文件第6页浏览型号SPT574BCN的Datasheet PDF文件第8页浏览型号SPT574BCN的Datasheet PDF文件第9页浏览型号SPT574BCN的Datasheet PDF文件第10页浏览型号SPT574BCN的Datasheet PDF文件第11页  
The analog and digital common pins should be tied together
as close to the package as possible to guarantee best
performance. The code dependent currents flow through the
V
DD
terminal and not through the analog and digital common
pins.
RANGE CONSIDERATIONS
The SPT574 may be operated by a microprocessor or in the
stand-alone mode. The part has four standard input ranges:
0 V to +10 V, 0 V to +20 V,
±5
V and
±10
V. The maximum
errors that are listed in the specifications for gain and offset
may be adjusted externally to zero as explained in the next
two sections.
The gain adjustment should be done at positive full scale. The
ideal input corresponding to the last code change is applied.
This is 1 and 1/2 LSB below the nominal full scale which is
+9.9963 V for the 10 V range and +19.9927 V for the 20 V
range. Adjust the gain potentiometer R2 for flicker between
codes 1111 1111 1110 and 1111 1111 1111. If calibration is
not necessary for the intended application, replace R2 with a
50
Ω,
1% metal film resistor and remove the network from the
BIP OFF pin. Connect the BIP OFF pin to AGND. Connect the
analog input to the 10 V IN pin for the 0 to 10 V range or to the
20 V IN pin for the 0 to 20 V range.
BIPOLAR
The gain and offset errors listed in the specification may be
adjusted to zero using the potentiometers R1 and R2. (See
figure 6.) If adjustment is not needed, either or both pots may
be replaced by a 50
Ω,
1% metal film resistor.
To calibrate, connect the analog input signal to the 10 V IN pin
for a
±5
V range or to the 20 V IN pin for a
±10
V range. First
apply a DC input voltage 1/2 LSB above negative full scale
which is -4.9988 V for the
±5
V range or -9.9976 V for the
±10
V range. Adjust the offset potentiometer R1 for flicker be-
tween output codes 0000 0000 0000 and 0000 0000 0001.
Next, apply a DC input voltage 1 and 1/2 LSB below positive
full scale which is +4.9963 V for the
±5
V range or +9.9927 V
for the
±10
V range. Adjust the gain potentiometer R2 for
flicker between codes 1111 1111 1110 and 1111 1111 1111.
CALIBRATION & CONNECTION PROCEDURES
UNIPOLAR
The calibration procedure consists of adjusting the
converter’s most negative output to its ideal value for offset
adjustment and then adjusting the most positive output to its
ideal value for gain adjustment.
Starting with offset adjustment and referring to figure 5, the
midpoint of the first LSB increment should be positioned at
the origin to get an output code of all 0s. To do this, an input
of +1/2 LSB or +1.22 mV for the 10 V range and +2.44 mV for
the 20 V range should be applied to the SPT574. Adjust the
offset potentiometer R1 for code transition flickers between
0000 0000 0000 and 0000 0000 0001.
Figure 5 - Unipolar Input Connections
Figure 6 - Bipolar Input Connections
Output Bits
Output Bits
R/C
CS
Ao
12/8
CE
R/C
Nibble A
Control
Logic
Nibble B
Nibble C
CS
Ao
12/8
Nibble A
Control
Logic
Nibble B
Nibble C
Three-State Buffers And Control
Three-State Buffers And Control
12-Bits
Oscillator
12-Bit SAR
STS
CE
12-Bits
Oscillator
12-Bit SAR
STS
VDD
Strobe
.1 µF
+5 V
R1
100 kΩ
-15 V
+15 V
VDD
Strobe
.1 µF
+5 V
12-Bits
DGND
CDAC
LSB
12-Bits
DGND
±5 V
CDAC
LSB
0 to 10 V
100 kΩ
10 V In
20 V In
BIP Off
Sample/Hold
MSB
Comp
10 V In
20 V In
Sample/Hold
MSB
Comp
Analog
Inputs
Analog
Inputs
±10 V
100
R1
0 to 20 V
100
BIP Off
VRef Out
Ref
Amp
Ref
Offset/Gain
Trim Network
VRef Out
Ref
Amp
Ref
Offset/Gain
Trim Network
100
(Calibration)
R2
VRef In
100
R1
VRef In
VEE
VEE
SPT574
7
8/1/00