PCM3793A
PCM3794A
www.ti.com
SLAS529A–JANUARY 2007–REVISED FEBRUARY 2007
MBST: BCK Output Configuration in Master Mode
Default value: 0
This bit is used to control the BCK output configuration in master mode. In master mode, this bit sets the BCK
output configuration to normal mode or burst mode. In normal mode (MBST = 0), the BCK clock runs
continuously. In burst mode (MBST = 1), the BCK clock runs intermittently, and the number of clock cycles per
LRCK period is reduced to equal the number of bits of audio data being transmitted. Operating in burst mode
reduces the power consumption of VIO (I/O cell power supply). This is effective in master mode (register 69
MSTR = 1).
MBST = 0
MBST = 1
Normal mode (default)
Burst mode
ATOD: ADC Digital Output to DAC Digital Input (Loopback)
Default value: 0
The ADC digital output is internally connected to the DAC digital input by setting ATOD = 1. This setting can be
used to debug ADC functions or to monitor a recording.
ATOD= 0
ATOD= 1
Disabled (default)
Enabled
ZCRS: Zero-Cross for Digital Attenuation/Mute and Analog Gain Setting
Default value: 0
This bit is used to enablethe zero-cross detector, which reduces zipper noise while the digital soft mute, digital
attenuation analog gain setting, or analog volume setting is being changed. If no zero-cross data is input for a
512/fS period (10.6 ms at a 48-kHz sampling rate), then a time-out occurs and the PCM3793A/94A starts
changing the attenuation, gain, or volume level. The zero-cross detector cannot be used with continuous-zero
and dc data.
ZCRS = 0
ZCRS = 1
Zero-cross disabled (default)
Zero-cross enabled
50
Submit Documentation Feedback
BB [ BURR-BROWN CORPORATION ]
