欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADS1218Y250 参数 Datasheet PDF下载

ADS1218Y250图片预览
型号: ADS1218Y250
PDF下载: 下载PDF文件 查看货源
内容描述: 8通道,24位模拟数字转换器与FLASH存储器 [8-Channel, 24-Bit ANALOG-TO-DIGITAL CONVERTER with FLASH Memory]
分类和应用: 转换器存储
文件页数/大小: 30 页 / 458 K
品牌: BB [ BURR-BROWN CORPORATION ]
 浏览型号ADS1218Y250的Datasheet PDF文件第1页浏览型号ADS1218Y250的Datasheet PDF文件第2页浏览型号ADS1218Y250的Datasheet PDF文件第3页浏览型号ADS1218Y250的Datasheet PDF文件第5页浏览型号ADS1218Y250的Datasheet PDF文件第6页浏览型号ADS1218Y250的Datasheet PDF文件第7页浏览型号ADS1218Y250的Datasheet PDF文件第8页浏览型号ADS1218Y250的Datasheet PDF文件第9页  
ELECTRICAL CHARACTERISTICS: AVDD = 3V  
All specifications TMIN to TMAX, AVDD = +3V, DVDD = +2.7V to 5.25V, fMOD = 19.2kHz, fOSC = 2.4576MHz, PGA = 1, Buffer ON, RDAC = 75k, fDATA=10Hz,  
VREF (REF IN+) (REF IN) = +1.25V unless otherwise specified.  
ADS1218  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS  
ANALOG INPUT (AIN0 – AIN7, AINCOM  
)
Analog Input Range  
Buffer OFF  
Buffer ON  
(In+) (In) See Block Diagram  
Buffer OFF  
AGND 0.1  
AGND + 0.05  
AVDD + 0.1  
AVDD 1.5  
±VREF /PGA  
V
V
V
MΩ  
nA  
Full-Scale Input Voltage Range  
Input Impedance  
Input Current  
5/PGA  
0.5  
Buffer ON  
Bandwidth  
Fast Settling Filter  
Sinc2 Filter  
Sinc3 Filter  
3dB  
3dB  
3dB  
0.469 fDATA  
0.318 fDATA  
0.262 fDATA  
Hz  
Hz  
Hz  
Programmable Gain Amplifier  
Input Capacitance  
Input Leakage Current  
Burnout Current Sources  
User Selectable Gain Ranges  
1
128  
9
5
2
pF  
pA  
µA  
Modulator OFF, T = 25°C  
OFFSET DAC  
Offset DAC Range  
±VREF /(2 PGA)  
V
Bits  
%
Offset DAC Monotonicity  
Offset DAC Gain Error  
Offset DAC Gain Error Drift  
8
±10  
2
ppm/°C  
SYSTEM PERFORMANCE  
Resolution  
24  
Bits  
No Missing Codes  
Integral Non-Linearity  
Offset Error(1)  
24  
±0.0015  
Bits  
% of FS  
ppm of FS  
ppm of FS/°C  
%
ppm/°C  
dB  
End Point Fit  
Before Calibration  
15  
0.04  
0.010  
1.0  
Offset Drift(1)  
Gain Error  
Gain Error Drift(1)  
Common-Mode Rejection  
After Calibration  
at DC  
100  
f
CM = 60Hz, fDATA = 10Hz  
130  
120  
120  
100  
100  
dB  
dB  
dB  
dB  
fCM = 50Hz, fDATA = 50Hz  
fCM = 60Hz, fDATA = 60Hz  
Normal-Mode Rejection  
f
f
SIG = 50Hz, fDATA = 50Hz  
SIG = 60Hz, fDATA = 60Hz  
dB  
Output Noise  
Power-Supply Rejection  
see Typical Characteristics  
90  
(2)  
at DC, dB = 20 log(VOUT /VDD  
)
75  
dB  
VOLTAGE REFERENCE INPUT  
Reference Input Range  
VREF  
Common-Mode Rejection  
Common-Mode Rejection  
Bias Current(3)  
REF IN+, REF IN–  
VREF (REF IN+) (REF IN)  
at DC  
fVREFCM = 60Hz, fDATA = 60Hz  
VREF = 1.25V  
0
0.1  
AVDD  
1.25  
V
V
dB  
dB  
µA  
120  
120  
0.65  
ON-CHIP VOLTAGE REFERENCE  
Output Voltage  
REF HI = 0 at 25°C  
1.245  
1.25  
1.255  
V
Short-Circuit Current Source  
Short-Circuit Current Sink  
Short-Circuit Duration  
Drift  
Noise  
Output Impedance  
Startup Time  
3
50  
Indefinite  
mA  
µA  
Sink or Source  
5
10  
3
ppm/°C  
µVp-p  
BW = 0.1Hz to 100Hz  
Sourcing 100µA  
50  
µs  
IDAC  
Full-Scale Output Current  
RDAC = 75k, Range = 1  
RDAC = 75k, Range = 2  
RDAC = 75k, Range = 3  
RDAC = 15k, Range = 3  
RDAC = 10kΩ  
0.5  
1
2
20  
Indefinite  
mA  
mA  
mA  
mA  
Maximum Short-Circuit Current Duration  
RDAC = 0Ω  
RDAC = 75kΩ  
10  
Minute  
Bits  
V
Monotonicity  
8
0
Compliance Voltage  
Output Impedance  
PSRR  
Absolute Error  
Absolute Drift  
Mismatch Error  
Mismatch Drift  
AVDD 1  
see Typical Characteristics  
VOUT = AVDD /2  
Individual IDAC  
Individual IDAC  
600  
5
75  
0.25  
15  
ppm/V  
%
ppm/°C  
%
Between IDACs, Same Range and Code  
Between IDACs, Same Range and Code  
ppm/°C  
ADS1218  
4
SBAS187  
 复制成功!