欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS8F128K32Q-60/IT 参数 Datasheet PDF下载

AS8F128K32Q-60/IT图片预览
型号: AS8F128K32Q-60/IT
PDF下载: 下载PDF文件 查看货源
内容描述: 128K ×32的FLASH快闪存储器阵列 [128K x 32 FLASH FLASH MEMORY ARRAY]
分类和应用: 闪存存储
文件页数/大小: 22 页 / 390 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第4页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第5页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第6页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第7页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第9页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第10页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第11页浏览型号AS8F128K32Q-60/IT的Datasheet PDF文件第12页  
FLASH  
AS8F128K32  
Austin Semiconductor, Inc.  
TABLE 4: Command Definitions (Applies to each device8)  
2,3  
BUS CYCLES  
1
FIRST  
SECOND  
Addr  
THIRD  
Addr  
FOURTH  
Addr  
FIFTH  
Addr  
SIXTH  
Addr  
COMMAND SEQUENCE  
Data8  
Data8  
Data8  
Data8  
Data8  
Data8  
Addr  
RA  
4
5
1
3
RD  
Read  
555  
AA 2AA  
55  
555  
F0  
90 XX00  
90 XX01 20  
Reset  
Manufacturer ID  
Device ID  
4
4
555  
555  
AA 2AA  
AA 2AA  
55  
55  
555  
555  
1
6
Autoselect  
555  
555  
2AA  
AA  
555  
555  
00  
(SA)  
X02  
7
4
55  
90  
Sector Protect Verify  
2AA  
01  
Program  
Chip Erase  
Sector Erase  
4
6
6
555  
555  
555  
AA 2AA  
AA 2AA  
AA 2AA  
55  
55  
55  
555  
555  
555  
A0  
80  
80  
PA  
555  
555  
PD  
AA 2AA  
AA 2AA  
55  
55  
555  
SA  
10  
30  
NOTES:  
1. See Table 1 for description of bus operations.  
2. All values are in hexadecimal.  
3. Except when reading array or autoselect data, all command bus cycles are write operations.  
4. No unlock or command cycles required when reading array data.  
5. The Reset command is required to return to reading array data when device is in the autoselect mode, or if I/O5 goes high (while the device is  
providing status data).  
6. The fourth cycle of the autoselect command sequence is a read operation.  
7. The data is 00h for an unprotected sector and 01h for a protected sector. See “Autoselect Command Sequence” for more information.  
8. Data shown for each respective byte I/O31-I/O24, I/O25-I/O16, I/O15-I/O8, I/O7-I/O0.  
FIGURE 2: Erase Operation  
LEGEND:  
X = Don’t care  
RA = Address of the memory location to be read.  
RD = Data read from location RA during read operation.  
PA = Address of the memory location to be programmed.  
Addresses latch on the falling edge of the WEx\ or CEx\ pulse, whichever  
happens later.  
PD = Data to be programmed at location PA. Data latches on the rising  
edge of WEx\ or CEx\ pulse, whichever happens first.  
SA = Address of the sector to be verified (in autoselect mode) or erased.  
Address bits A16–A14 uniquely select any sector.  
NOTE:  
1. See the appropriate Command Definitions table for program command sequence.  
2. See "I/O3: Sector Erase Timer" for more information.  
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.  
AS8F128K32  
Rev. 2.0 5/03  
8