欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA64A-AU 参数 Datasheet PDF下载

ATMEGA64A-AU图片预览
型号: ATMEGA64A-AU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器,带有64K字节的系统内可编程闪存 [8-bit Microcontroller with 64K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 7964 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA64A-AU的Datasheet PDF文件第2页浏览型号ATMEGA64A-AU的Datasheet PDF文件第3页浏览型号ATMEGA64A-AU的Datasheet PDF文件第4页浏览型号ATMEGA64A-AU的Datasheet PDF文件第5页浏览型号ATMEGA64A-AU的Datasheet PDF文件第7页浏览型号ATMEGA64A-AU的Datasheet PDF文件第8页浏览型号ATMEGA64A-AU的Datasheet PDF文件第9页浏览型号ATMEGA64A-AU的Datasheet PDF文件第10页  
ATmega64A  
Port B also serves the functions of various special features of the ATmega64A as listed on page  
76.  
2.3.5  
Port C (PC7:PC0)  
Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port C output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port C also serves the functions of special features of the ATmega64A as listed on page 79. In  
ATmega103 compatibility mode, Port C is output only, and the port C pins are not tri-stated  
when a reset condition becomes active.  
2.3.6  
2.3.7  
2.3.8  
Port D (PD7:PD0)  
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port D output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port D pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port D also serves the functions of various special features of the ATmega64A as listed on page  
80.  
Port E (PE7:PE0)  
Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The  
Port E output buffers have symmetrical drive characteristics with both high sink and source  
capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up  
resistors are activated. The Port E pins are tri-stated when a reset condition becomes active,  
even if the clock is not running.  
Port E also serves the functions of various special features of the ATmega64A as listed on page  
83.  
Port F (PF7:PF0)  
Port F serves as the analog inputs to the A/D Converter.  
Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins  
can provide internal pull-up resistors (selected for each bit). The Port F output buffers have sym-  
metrical drive characteristics with both high sink and source capability. As inputs, Port F pins  
that are externally pulled low will source current if the pull-up resistors are activated. The Port F  
pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the  
JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS) and PF4(TCK) will  
be activated even if a reset occurs.  
The TDO pin is tri-stated unless TAP states that shift out data are entered.  
Port F also serves the functions of the JTAG interface.  
In ATmega103 compatibility mode, Port F is an input port only.  
6
8160C–AVR–07/09  
 复制成功!