欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-AU 参数 Datasheet PDF下载

ATMEGA48PA-AU图片预览
型号: ATMEGA48PA-AU
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与4/8/ 16 / 32K字节的系统内可编程闪存 [8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 448 页 / 12817 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-AU的Datasheet PDF文件第219页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第220页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第221页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第222页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第224页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第225页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第226页浏览型号ATMEGA48PA-AU的Datasheet PDF文件第227页  
ATmega48PA/88PA/168PA/328P  
able. As long as the TWINT Flag is set, the SCL line is held low. This allows the application  
software to complete its tasks before allowing the TWI transmission to continue.  
The TWINT Flag is set in the following situations:  
• After the TWI has transmitted a START/REPEATED START condition.  
• After the TWI has transmitted SLA+R/W.  
• After the TWI has transmitted an address byte.  
• After the TWI has lost arbitration.  
• After the TWI has been addressed by own slave address or general call.  
• After the TWI has received a data byte.  
• After a STOP or REPEATED START has been received while still addressed as a Slave.  
• When a bus error has occurred due to an illegal START or STOP condition.  
21.6 Using the TWI  
The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like  
reception of a byte or transmission of a START condition. Because the TWI is interrupt-based,  
the application software is free to carry on other operations during a TWI byte transfer. Note that  
the TWI Interrupt Enable (TWIE) bit in TWCR together with the Global Interrupt Enable bit in  
SREG allow the application to decide whether or not assertion of the TWINT Flag should gener-  
ate an interrupt request. If the TWIE bit is cleared, the application must poll the TWINT Flag in  
order to detect actions on the TWI bus.  
When the TWINT Flag is asserted, the TWI has finished an operation and awaits application  
response. In this case, the TWI Status Register (TWSR) contains a value indicating the current  
state of the TWI bus. The application software can then decide how the TWI should behave in  
the next TWI bus cycle by manipulating the TWCR and TWDR Registers.  
Figure 21-10 is a simple example of how the application can interface to the TWI hardware. In  
this example, a Master wishes to transmit a single data byte to a Slave. This description is quite  
abstract, a more detailed explanation follows later in this section. A simple code example imple-  
menting the desired behavior is also presented.  
223  
8161D–AVR–10/09  
 复制成功!