欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48V-10AUR 参数 Datasheet PDF下载

ATMEGA48V-10AUR图片预览
型号: ATMEGA48V-10AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 10MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存微控制器
文件页数/大小: 376 页 / 4764 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第230页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第231页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第232页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第233页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第235页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第236页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第237页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第238页  
Table 21-5. Status Codes for Slave Transmitter Mode  
Status Code  
(TWSR)  
Prescaler  
Bits  
Application Software Response  
To TWCR  
STO TWIN  
Status of the 2-wire Serial Bus  
and 2-wire Serial Interface Hard-  
ware  
To/from TWDR  
STA  
TWE  
A
Next Action Taken by TWI Hardware  
T
are 0  
0xA8  
0xB0  
0xB8  
0xC0  
Own SLA+R has been received;  
ACK has been returned  
Load data byte or  
Load data byte  
X
X
0
0
1
0
1
Last data byte will be transmitted and NOT ACK should  
be received  
Data byte will be transmitted and ACK should be re-  
ceived  
1
Arbitration lost in SLA+R/W as  
Master; own SLA+R has been  
received; ACK has been returned  
Load data byte or  
Load data byte  
X
X
0
0
1
1
0
1
Last data byte will be transmitted and NOT ACK should  
be received  
Data byte will be transmitted and ACK should be re-  
ceived  
Data byte in TWDR has been  
transmitted; ACK has been  
received  
Load data byte or  
Load data byte  
X
X
0
0
1
1
0
1
Last data byte will be transmitted and NOT ACK should  
be received  
Data byte will be transmitted and ACK should be re-  
ceived  
Data byte in TWDR has been  
transmitted; NOT ACK has been  
received  
No TWDR action or  
No TWDR action or  
0
0
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA  
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”  
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA;  
a START condition will be transmitted when the bus  
becomes free  
No TWDR action or  
No TWDR action  
1
1
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”;  
a START condition will be transmitted when the bus  
becomes free  
0xC8  
Last data byte in TWDR has been  
transmitted (TWEA = “0”); ACK  
has been received  
No TWDR action or  
No TWDR action or  
0
0
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA  
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”  
Switched to the not addressed Slave mode;  
no recognition of own SLA or GCA;  
a START condition will be transmitted when the bus  
becomes free  
No TWDR action or  
No TWDR action  
1
1
0
0
1
1
0
1
Switched to the not addressed Slave mode;  
own SLA will be recognized;  
GCA will be recognized if TWGCE = “1”;  
a START condition will be transmitted when the bus  
becomes free  
234  
ATmega48/88/168  
2545M–AVR–09/07  
 复制成功!